CC2510FX Datasheet, PDF (104/244 Pages) List of Unclassifed Manufacturers – True System-on-Chip with Low Power RF Transceiver and 8051 MCU

C2510Fx / CC2511Fx
Figure 27: DMA Arm/Disarm Example
13.5.5 DMA Interrupts
Each DMA channel can be configured to
generate an interrupt to the CPU upon
completion of a DMA transfer. This is
accomplished by setting the IRQMASK bit in
the channel configuration to 1. When this bit is
set to 1, IRCON.DMAIF=1 will be set to 1
when a transfer is completed. An interrupt
request is being generated if
IEN1.DMAIE=1.The corresponding interrupt
flag in the SFR will be set when the interrupt is
generated.
Regardless of the IRQMASK bit in the channel
configuration, DMAIRQ.DMAIFn will be set
upon DMA channel complete. Thus software
should always check (and clear) this register
when rearming a channel with a changed
IRQMASK setting. Failure to do so could
generate an interrupt based on the stored
interrupt flag.
13.5.6 DMA Memory Access
The DMA data transfer is affected by endian
convention. This as the memory system use
Big-Endian in XDATA memory, while Little-
Endian is used in SFR memory. This must be
accounted for in compilers.
13.5.7 DMA USB Endianess (CC2511Fx)
When a USB FIFO is accessed using word
transfer, the endianess of the word
read/written can be controlled by setting the
ENDIAN.USBWLE and ENDIAN.USBRLE
configuration bits in the ENDIAN register. See
Section 13.16 for details.
DMA Trigger
Number
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
DMA Trigger
Name
NONE
PREV
T1_CH0
T1_CH1
T1_CH2
T2_OVFL
T3_CH0
T3_CH1
T4_CH0
T4_CH1
ST
IOC_0
IOC_1
URX0
UTX0
URX1
UTX1
FLASH
RADIO
ADC_CHALL
ADC_CH0
ADC_CH1
Functional Description
Unit
DMA
No trigger, setting DMAREQ.DMAREQx bit starts transfer
DMA
DMA channel is triggered by completion of previous channel
Timer 1
Timer 1, compare, channel 0
Timer 1
Timer 1, compare, channel 1
Timer 1
Timer 1, compare, channel 2
Not in use.
Timer 2
Timer 2, timer count reaches 0x00
Timer 3
Timer 3, compare, channel 0
Timer 3
Timer 3, compare, channel 1
Timer 4
Timer 4, compare, channel 0
Timer 4
Timer 4, compare, channel 1
Sleep Timer
IO Controller
IO Controller
Sleep Timer compare
P0_1 input transition¹⁵
P1_3 input transition¹⁶
USART0
USART0 RX complete
USART0
USART0 TX complete
USART1
USART1 RX complete
USART1
USART1 TX complete
Flash
Controller
Flash data write complete
Radio
RF packet byte received/transmit
ADC
ADC end of a conversion in a sequence, sample ready
ADC
ADC end of conversion (AIN0, single-ended or AIN0 – AIN1, differential).
Sample ready
ADC
ADC end of conversion (AIN1, single-ended or AIN0 – AIN1, differential).
Sample ready
SWRS055D
Page 104 of 243