LC890561W Datasheet, PDF (27/47 Pages) Sanyo Semicon Device – CMOS IC Digital Audio Interface Receiver with Built-in Data Buffer Memory

LC890561W
13.2.2 Output Data Delay Setup after Recovery Processing (Setting at the state of ERROR = L)
• When the DTMA[4:0], DTMB[3:0] and DTMC[2:0] commands are set up or changed during L output of ERROR flag,
delay processing is performed according to the setup of those commands.
• After power up, when the command is set up for the first time, a memory domain is assigned according to the set
delay, and data is written in a memory.
• A memory domain is reset when the delay time is changed in the state where the command is already set up. And a
memory domain is assigned according to the newly set-up delay time, and the data writing to a memory is started.
• Readout of the data written in the memory is started after the set delay time (frame).
• DATAO output is muted immediately after the command setup until the end of the set delay time.
ERROR
L
XSTATE
H
(XSTP = 0)
LRCK
Setting of
Delay time
ex.) Delay = 50ms
ex.) Delay = 70ms
DATAO2 _{Ln-1 Rn-1 Ln Rn Ln+1 Rn+1 Ln+2 Rn+2 Ln+3}
Rn+a Ln+b Rn+b Ln+c Rn+c
DATAO _{Lm-2 Rm-2 Lm-1 Rm-1 Lm Rm}
0 data (mute)
Delay time (70ms)
Ln-a Rn-a
Figure 13.3 Timing Chart for Output Data after Setup or Change of the Delay Time During PLL Lock
• When delay time is canceled in the state where the command is already set up, the writing to the memory is stopped.
However, DATAO is output after muting the input data for 512-frame period. DATAO is not output immediately after
cancel of command setting. The 512-frame period is dependent on the sampling frequency of input data.
ERROR
L
XSTATE
H
(XSTP = 0)
LRCK
Setting of
Delay time
ex.) Delay = 50ms
Delay = 0ms
DATAO2 _{Ln-1 Rn-1 Ln Rn Ln+1 Rn+1 Ln+2 Rn+2 Ln+3}
Rn+a Ln+b Rn+b Ln+c Rn+c
DATAO _{Lm-2 Rm-2 Lm-1 Rm-1 Lm Rm}
0 data (mute)
512-frame period (wait time)
Ln+c Rn+c
Figure 13.4 Timing Chart for Output Data after Cancel of the Delay Time Setting During PLL Locked
• When the command is changed before the completion of command setting, the delay process is initialized every
command setting. For DATAO output, mute output is continued until the setting is fixed.
No8226-27/47