RX64M_15 Datasheet, PDF (75/230 Pages) Renesas Technology Corp – Renesas MCUs

RX64M Group
Table 4.1
List of I/O Registers (Address Order) (4 / 71)
Address
0008 20D4h
0008 20DCh
0008 20DDh
0008 20DEh
0008 20DFh
0008 2100h
0008 2104h
0008 2108h
0008 210Ch
0008 2110h
0008 2113h
0008 2114h
0008 211Ch
0008 211Dh
0008 211Eh
0008 211Fh
0008 2140h
0008 2144h
0008 2148h
0008 214Ch
0008 2150h
0008 2153h
0008 2154h
0008 215Ch
0008 215Dh
0008 215Eh
0008 215Fh
0008 2180h
0008 2184h
0008 2188h
0008 218Ch
0008 2190h
0008 2193h
0008 2194h
0008 219Ch
0008 219Dh
0008 219Eh
0008 219Fh
0008 21C0h
0008 21C4h
0008 21C8h
0008 21CCh
0008 21D0h
0008 21D3h
0008 21D4h
0008 21DCh
0008 21DDh
0008 21DEh
0008 21DFh
0008 2200h
Module
Symbol Register Name
DMAC3 DMA Address Mode Register
DMAC3 DMA Transfer Enable Register
DMAC3 DMA Software Start Register
DMAC3 DMA Status Register
DMAC3 DMA Activation Source Flag Control Register
DMAC4 DMA Source Address Register
DMAC4 DMA Destination Address Register
DMAC4 DMA Transfer Count Register
DMAC4 DMA Block Transfer Count Register
DMAC4 DMA Transfer Mode Register
DMAC4 DMA Interrupt Setting Register
DMAC4 DMA Address Mode Register
DMAC4 DMA Transfer Enable Register
DMAC4 DMA Software Start Register
DMAC4 DMA Status Register
DMAC4 DMA Activation Source Flag Control Register
DMAC5 DMA Source Address Register
DMAC5 DMA Destination Address Register
DMAC5 DMA Transfer Count Register
DMAC5 DMA Block Transfer Count Register
DMAC5 DMA Transfer Mode Register
DMAC5 DMA Interrupt Setting Register
DMAC5 DMA Address Mode Register
DMAC5 DMA Transfer Enable Register
DMAC5 DMA Software Start Register
DMAC5 DMA Status Register
DMAC5 DMA Activation Source Flag Control Register
DMAC6 DMA Source Address Register
DMAC6 DMA Destination Address Register
DMAC6 DMA Transfer Count Register
DMAC6 DMA Block Transfer Count Register
DMAC6 DMA Transfer Mode Register
DMAC6 DMA Interrupt Setting Register
DMAC6 DMA Address Mode Register
DMAC6 DMA Transfer Enable Register
DMAC6 DMA Software Start Register
DMAC6 DMA Status Register
DMAC6 DMA Activation Source Flag Control Register
DMAC7 DMA Source Address Register
DMAC7 DMA Destination Address Register
DMAC7 DMA Transfer Count Register
DMAC7 DMA Block Transfer Count Register
DMAC7 DMA Transfer Mode Register
DMAC7 DMA Interrupt Setting Register
DMAC7 DMA Address Mode Register
DMAC7 DMA Transfer Enable Register
DMAC7 DMA Software Start Register
DMAC7 DMA Status Register
DMAC7 DMA Activation Source Flag Control Register
DMAC DMACA Module Activation Register
Register
Symbol
DMAMD
DMCNT
DMREQ
DMSTS
DMCSL
DMSAR
DMDAR
DMCRA
DMCRB
DMTMD
DMINT
DMAMD
DMCNT
DMREQ
DMSTS
DMCSL
DMSAR
DMDAR
DMCRA
DMCRB
DMTMD
DMINT
DMAMD
DMCNT
DMREQ
DMSTS
DMCSL
DMSAR
DMDAR
DMCRA
DMCRB
DMTMD
DMINT
DMAMD
DMCNT
DMREQ
DMSTS
DMCSL
DMSAR
DMDAR
DMCRA
DMCRB
DMTMD
DMINT
DMAMD
DMCNT
DMREQ
DMSTS
DMCSL
DMAST
R01DS0173EJ0100 Rev.1.00
Jul 31, 2014
4. I/O Registers
Number
of Bits
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
8
Access
Size
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
32
32
32
16
16
8
16
8
8
8
8
8
Number of Access Cycles
ICLK PCLK ICLK  PCLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
2 ICLK
Related
Function
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
DMACa
Page 75 of 230