English
Language : 

RX64M_15 Datasheet, PDF (130/230 Pages) Renesas Technology Corp – Renesas MCUs
RX64M Group
4. I/O Registers
Table 4.1
List of I/O Registers (Address Order) (59 / 71)
Address
Module
Symbol Register Name
Register
Symbol
000C 48F0h EPTPC currentUtcOffset/timeSource Field Setting Register
0
CUOTSR
000C 48F4h EPTPC stepsRemoved Field Setting Register
0
SRR
000C 4900h EPTPC PTP-primary Message Destination MAC Address
0
Setting Registers
PPMACRU
000C 4904h EPTPC PTP-primary Message Destination MAC Address
0
Setting Registers
PPMACRL
000C 4908h EPTPC PTP-pdelay Message MAC Address Setting Registers PDMACRU
0
000C 490Ch EPTPC PTP-pdelay Message MAC Address Setting Registers PDMACRL
0
000C 4910h EPTPC PTP Message EtherType Setting Register
0
PETYPER
000C 4920h EPTPC PTP-primary Message Destination IP Address Setting PPIPR
0
Register
000C 4924h EPTPC PTP-pdelay Message Destination IP Address Setting PDIPR
0
Register
000C 4928h EPTPC PTP event Message TOS Setting Register
0
PETOSR
000C 492Ch EPTPC PTP general Message TOS Setting Register
0
PGTOSR
000C 4930h EPTPC PTP-primary Message TTL Setting Register
0
PPTTLR
000C 4934h EPTPC PTP-pdelay Message TTL Setting Register
0
PDTTLR
000C 4938h EPTPC PTP event Message UDP Destination Port Number PEUDPR
0
Setting Register
000C 493Ch EPTPC PTP general Message UDP Destination Port Number PGUDPR
0
Setting Register
000C 4940h EPTPC Frame Reception Filter Setting Register
0
FFLTR
000C 4960h EPTPC Frame Reception Filter MAC Address 0 Setting
0
Registers
FMAC0RU
000C 4964h EPTPC Frame Reception Filter MAC Address 0 Setting
0
Registers
FMAC0RL
000C 4968h EPTPC Frame Reception Filter MAC Address 1 Setting
0
Registers
FMAC1RU
000C 496Ch EPTPC Frame Reception Filter MAC Address 1 Setting
0
Registers
FMAC1RL
000C 49C0h EPTPC Asymmetric Delay Setting Register
0
DASYMRU
000C 49C4h EPTPC Asymmetric Delay Setting Register
0
DASYMRL
000C 49C8h EPTPC Timestamp Latency Setting Register
0
TSLATR
000C 49CCh EPTPC SYNFP Operation Setting Register
0
SYCONFR
000C 49D0h EPTPC SYNFP Frame Format Setting Register
0
SYFORMR
000C 49D4h EPTPC Response Message Reception Timeout Register
0
RSTOUTR
000C 4C00h EPTPC SYNFP Status Register
1
SYSR
000C 4C04h EPTPC SYNFP Status Notification Permission Register
1
SYIPR
000C 4C10h EPTPC SYNFP MAC Address Registers
1
SYMACRU
000C 4C14h EPTPC SYNFP MAC Address Registers
1
SYMACRL
000C 4C1Ch EPTPC SYNFP Local IP Address Register
1
SYIPADDRR
Number
of Bits
32
Access
Size
32
Number of Access Cycles
ICLK PCLK ICLK  PCLK
9 to 211 PCLKA 2 to 106 ICLK
Related
Function
EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
32
32
9 to 211 PCLKA 2 to 106 ICLK EPTPC
R01DS0173EJ0100 Rev.1.00
Jul 31, 2014
Page 130 of 230