English
Language : 

RX64M_15 Datasheet, PDF (22/230 Pages) Renesas Technology Corp – Renesas MCUs
RX64M Group
1. Overview
Table 1.4
Pin Functions (5/8)
Classifications
Ethernet controller
Pin Name
REF50CK0, REF50CK1
RMII0_CRS_DV,
RMII1_CRS_DV
RMII0_TXD0, RMII0_TXD1,
RMII1_TXD0, RMII1_TXD1
RMII0_RXD0, RMII0_RXD1,
RMII1_RXD0, RMII1_RXD1
RMII0_TXD_EN,
RMII1_TXD_EN
RMII0_RX_ER,
RMII1_RX_ER
ET0_CRS,
ET1_CRS
ET0_RX_DV,
ET1_RX_DV
ET0_EXOUT,
ET1_EXOUT
ET0_LINKSTA
ET1_LINKSTA
ET0_ETXD0 to ET0_ETXD3,
ET1_ETXD0 to ET1_ETXD3
ET0_ERXD0 to ET0_ERXD3,
ET1_ERXD0 to ET1_ERXD3
ET0_TX_EN,
ET1_TX_EN
ET0_TX_ER,
ET1_TX_ER
ET0_RX_ER,
ET1_RX_ER
ET0_TX_CLK,
ET1_TX_CLK
ET0_RX_CLK,
ET1_RX_CLK
ET0_COL, ET1_COL
ET0_WOL, ET1_WOL
ET0_MDC, ET1_MDC
ET0_MDIO, ET1_MDIO
I/O
Input
Input
Output
Input
Output
Input
Input
Input
Output
Input
Output
Input
Output
Output
Input
Input
Input
Input
Output
Output
I/O
Description
50-MHz reference clocks. These pins input reference signals for
transmission/reception timings in RMII mode.
Indicate that there are carrier detection signals and valid
receive data on RMII_RXD1 and RMII_RXD0 in RMII mode.
2-bit transmit data in RMII mode
2-bit receive data in RMII mode
Output pins for data transmit enable signals in RMII mode
Indicate an error has occurred during reception of data in RMII
mode.
Carrier detection/data reception enable pins
Indicate that there are valid receive data on ET_ERXD3 to
ET_ERXD0.
General-purpose external output pins
Input link status from the PHY-LSI.
4 bits of MII transmit data
4 bits of MII receive data
Transmit enable pins. Function as signals indicating that
transmit data is ready on ET_ETXD3 to ET_ETXD0.
Transmit error pins. Function as signals notifying the PHY-LSI of
an error during transmission.
Receive error pins. Function as signals to recognize an error
during reception.
Transmit clock pins. These pins input reference signals for
output timings from ET_TX_EN, ET_ETXD3 to ET_ETXD0, and
ET_TX_ER.
Receive clock pins. These pins input reference signals for input
timings to ET_RX_DV, ET_ERXD3 to ET_ERXD0, and
ET_RX_ER.
Input collision detection signals.
Receive Magic packets.
Output reference clock signals for information transfer via
ET_MDIO.
Input or output bidirectional signals for exchange of
management information between this MCU and the PHY-LSI.
R01DS0173EJ0100 Rev.1.00
Jul 31, 2014
Page 22 of 230