4583 Datasheet, PDF (57/153 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

4583 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
(4) Return signal
An external wakeup signal is used to return from the RAM back-up
mode because the oscillation is stopped. Table 17 shows the return
condition for each return source.
(5) Related registers
• Key-on wakeup control register K0
Register K0 controls the ports P0 and P1 key-on wakeup func-
tion. Set the contents of this register through register A with the
TK0A instruction. In addition, the TAK0 instruction can be used to
transfer the contents of register K0 to register A.
• Key-on wakeup control register K1
Register K1 controls the return condition and valid waveform/
level selection for port P0. Set the contents of this register
through register A with the TK1A instruction. In addition, the
TAK1 instruction can be used to transfer the contents of register
K1 to register A.
• Key-on wakeup control register K2
Register K2 controls the INT0 and INT1 key-on wakeup functions
and return condition function. Set the contents of this register
through register A with the TK2A instruction. In addition, the
TAK2 instruction can be used to transfer the contents of register
K2 to register A.
• Pull-up control register PU0
Register PU0 controls the ON/OFF of the port P0 pull-up transis-
tor. Set the contents of this register through register A with the
TPU0A instruction. In addition, the TAPU0 instruction can be
used to transfer the contents of register PU0 to register A.
• Pull-up control register PU1
Register PU1 controls the ON/OFF of the port P1 pull-up transis-
tor. Set the contents of this register through register A with the
TPU1A instruction. In addition, the TAPU1 instruction can be
used to transfer the contents of register PU0 to register A.
• External interrupt control register I1
Register I1 controls the valid waveform of external 0 interrupt, in-
put control of INT0 pin, and return input level. Set the contents of
this register through register A with the TI1A instruction. In addi-
tion, the TAI1 instruction can be used to transfer the contents of
register I1 to register A.
• External interrupt control register I2
Register I2 controls the valid waveform of external 1 interrupt, in-
put control of INT1 pin, and return input level. Set the contents of
this register through register A with the TI2A instruction. In addi-
tion, the TAI2 instruction can be used to transfer the contents of
register I2 to register A.
Table 17 Return source and return condition
Return source
Return condition
Remarks
Ports P00–P03 Return by an external “H” level or The key-on wakeup function can be selected with 2 port units. Select the re-
“L” level input, or rising edge turn level (“L” level or “H” level), and return condition (return by level or
( “ L ” → “ H ” ) o r f a l l i n g e d g e edge) with the register K1 according to the external state before going into
(“H”→“L”).
the RAM back-up state.
Ports P10–P13 Return by an external “L” level in- The key-on wakeup function can be selected with 2 port units. Set the port
put.
using the key-on wakeup function to “H” level before going into the RAM
back-up state.
INT0
INT1
Return by an external “H” level or Select the return level (“L” level or “H” level) with the registers I1 and I2 ac-
“L” level input, or rising edge cording to the external state, and return condition (return by level or edge)
( “ L ” → “ H ” ) o r f a l l i n g e d g e with the register K2 before going into the RAM back-up state.
(“H”→“L”).
The external interrupt request flags
(EXF0, EXF1) are not set.
Rev.3.00 Aug 06, 2004 page 57 of 151
REJ03B0009-0300Z