English
Language : 

4583 Datasheet, PDF (31/153 Pages) Renesas Technology Corp – SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
4583 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
On-chip oscillator
Ceramic resonance
XIN
RC oscillation
Quartz-crystal
oscillation
Multi-
plexer
(CMCK,
CRCK,
CYCK)
(Note 1)
MR0
1
0
Division circuit
Divided by 8
Divided by 4
Divided by 2
MR3, MR2
11
10
01
00
System clock (STCK)
Internal clock
generating circuit
(divided by 3)
Instruction clock
(INSTCK)
PA0
Prescaler (8)
ORCLK
D6/CNTR0
W60
0 Port D6 output
1
On-chip oscillator
W62
0
1
(TABPS)
Reload register RPS (8)
(TPSAB) (TPSAB) (TPSAB)
Register B Register A
(TABPS)
W23
0 1/2
T1UDF
1
1/2
T2UDF
W51, W50
1/16
00
01
10
11
W52
One-period
generation circuit
P30/INT0
I13
I10
W13
T1UDF
INSTCK
ORCLK
XIN
W11, W10 (Note 3)
00
01
10
11
I12
One-sided edge I11
0 detection circuit
0
1
Both edges
1
detection circuit
(Note 2)
SQ
R
Timer 1 (8)
I10
1
0
W52
1
0
W52
1
T1F
0
Timer 1
interrupt
STCK
ORCLK
T1UDF
PWMOUT
W12
W21, W20
00
01
10
11
W22
(TAB1)
Reload register R1 (8)
(T1AB) (TR1AB) (T1AB)
(T1AB)
Register B Register A
(TAB1)
Timer 1 underflow signal
(T1UDF)
Timer 2 (8)
(TAB2)
Reload register R2 (8)
(T2AB) (T2AB)
(T2AB)
Register B Register A
(TAB2)
T2F Timer 2
interrupt
Timer 2 underflow signal (T2UDF)
TR1AB: This instruction is used to transfer the contents of
register A and register B to only reload register R1.
PWMOUT: PWM output signal (from timer 4 output unit)
Data is set automatically from each reload
register when timer underflows
(auto-reload function).
Notes 1: When CMCK instruction is executed, ceramic resonance is selected.
When CRCK instruction is executed, RC oscillation is selected.
When CYCK instruction is executed, quartz-crystal oscillator is selected.
2: Timer 1 count start synchronous circuit is set by the valid edge of P30/INT0 pin
selected by bits 1 (I11) and 2 (I12) of register I1.
3: XIN cannot be used for the count source when bit 1 (MR1) of register MR is set
to “1” and f(XIN) oscillation is stopped.
Fig. 25 Timer structure (1)
Rev.3.00 Aug 06, 2004 page 31 of 151
REJ03B0009-0300Z