M306H2MC-XXXFP Datasheet, PDF (27/210 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with DATA ACQUISITION CONTROLLER

MITSUBISHI MICROCOMPUTERS
M306H2MC-XXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
with DATA ACQUISITION CONTROLLER
(3) Read/write signals
With a 16-bit data bus (BYTE pin =“L”), bit 2 of the processor mode register 0 (address 000416) select
_____ ________
______
_____ ________
_________
the combinations of RD, BHE, and WR signals or RD, WRL, and WRH signals. With an 8-bit data bus
_____ ______
_______
(BYTE pin = “H”), use the combination of RD, WR, and BHE signals. (Set bit 2 of the processor mode
register 0 (address 000416) to “0”.) Tables 2.4.4 and 2.4.5 show the operation of these signals.
_____ ______
________
After a reset has been cancelled, the combination of RD, WR, and BHE signals is automatically selected.
_____ _________
_________
When switching to the RD, WRL, and WRH combination, do not write to external memory until bit 2 of
the processor mode register 0 (address 000416) has been set (Note).
Note: Before attempting to change the contents of the processor mode register 0, set bit 1 of the
protect register (address 000A16) to “1”.
_____ ________
_________
Table 2.4.4 Operation of RD, WRL, and WRH signals
Data bus width
RD
L
16-bit
H
(BYTE = “L”)
H
H
WRL
H
L
H
L
WRH
H
H
L
L
Status of external data bus
Read data
Write 1 byte of data to even address
Write 1 byte of data to odd address
Write data to both even and odd addresses
_____ ______
________
Table 2.4.5 Operation of RD, WR, and BHE signals
Data bus width
RD
H
L
16-bit
H
(BYTE = “L”)
L
H
L
8-bit
H
(BYTE = “H”)
L
WR
BHE
A0
L
L
H
H
L
H
L
H
L
H
H
L
L
L
L
H
L
L
L
Not used
H/L
H
Not used
H/L
Status of external data bus
Write 1 byte of data to odd address
Read 1 byte of data from odd address
Write 1 byte of data to even address
Read 1 byte of data from even address
Write data to both even and odd addresses
Read data from both even and odd addresses
Write 1 byte of data
Read 1 byte of data
(4) ALE signal
The ALE signal latches the address when accessing the multiplex bus space. Latch the address when
the ALE signal falls.
When BYTE pin = “H”
ALE
D0/A0 to D7/A7
Address
Data (Notes 1)
A8 to A19
Address (Notes 2)
When BYTE pin = “L”
ALE
A0
Address
D0/A1 to D7/A8
Address
Data (Notes 1)
A9 to A19
Address
Notes 1: Floating when reading
Notes 2: When multiplexed bus for the entire space is selected,these are I/O ports.
Figure 2.4.4 ALE signal and address/data bus
26
Rev. 1.0