4501_M Datasheet, PDF(156/212 Page) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

4501_M Datasheet, PDF (156/212 Pages) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES

◁

4501 Group

APPLICATION

2.5 Reset

2.5.2 Internal state at reset

Figure 2.5.3 shows the internal state at reset. The contents of timers, registers, flags and RAM other than

shown in Figure 2.5.3 are undefined, so that set them to initial values.

â¢ Program counter (PC) .............................................................0......0......0......0......0......0. 0 0 0 0 0 0 0 0

Address 0 in page 0 is set to program counter.

â¢ Interrupt enable flag (INTE) .................................................................................0.. (Interrupt disabled)

â¢ Power down flag (P) .............................................................................................0..

â¢ External 0 interrupt request flag (EXF0) ..............................................................0..

â¢ Interrupt control register V1 ...............................................................0......0......0......0.. (Interrupt disabled)

â¢ Interrupt control register V2 ...............................................................0......0......0......0.. (Interrupt disabled)

â¢ Interrupt control register I1 ................................................................0......0......0......0..

â¢ Timer 1 interrupt request flag (T1F) ....................................................................0..

â¢ Timer 2 interrupt request flag (T2F) ....................................................................0..

â¢ A/D conversion completion flag ADF ...................................................................0..

â¢ Watchdog timer flags (WDF1, WDF2) .................................................................0..

â¢ Watchdog timer enable flag (WEF) .....................................................................1..

â¢ Timer control register W1 ..................................................................0......0......0......0.. (Prescaler, timer 1 stopped)

â¢ Timer control register W2 ..................................................................0......0......0......0.. (Timer 2 stopped)

â¢ Timer control register W6 ..................................................................0......0......0......0..

â¢ Clock control register MR ..................................................................1......1......0......0..

â¢ Key-on wakeup control register K0 ...................................................0......0......0......0..

â¢ Key-on wakeup control register K1 ...................................................0......0......0......0..

â¢ Key-on wakeup control register K2 ...................................................0......0......0......0..

â¢ Pull-up control register PU0 ...............................................................0......0......0......0..

â¢ Pull-up control register PU1 ...............................................................0......0......0......0..

â¢ Pull-up control register PU2 ...............................................................0......0......0......0..

â¢ A/D control register Q1 ......................................................................0......0......0......0..

â¢ Carry flag (CY) .....................................................................................................0..

â¢ Register A ..........................................................................................0......0......0......0..

â¢ Register B ..........................................................................................0......0......0......0..

â¢ Register D ................................................................................................â......â......â..

â¢ Register E ..................................................................â......â......â......â......â......â......â......â..

â¢ Register X ..........................................................................................0......0......0......0..

â¢ Register Y ..........................................................................................0......0......0......0..

â¢ Register Z .......................................................................................................â......â..

â¢ Stack pointer (SP) ....................................................................................1......1......1..

â¢ Operation source clock ................................. On-chip oscillator (operation state)

â¢ Ceramic resonator ........................................................................Operation state

â¢ RC oscillation circuit ............................................................................. Stop state

âââ represents undefined.

Fig. 2.5.3 Internal state at reset

Rev.2.01 Feb 07, 2005

REJ09B0192-0201

2-39

▷