MC68HC908JL3E Datasheet, PDF(219/226 Page) Motorola, Inc – Microcontrollers

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC68HC908JL3E Datasheet, PDF (219/226 Pages) Motorola, Inc – Microcontrollers

◁

MC68HLC908JL3E/JK3E/JK1E

A.6.2 DC Electrical Characteristics

Table A-2. DC Electrical Characteristics

Characteristic(1)

Symbol

Min

Typ(2)

Max

Unit

Output high voltage (ILOAD = â1.0mA)

PTA0âPTA6, PTB0âPTB7, PTD0âPTD7

VOH

VDDâ 0.4

â

â

V

Output low voltage (ILOAD = 0.8mA)

PTA6, PTB0âPTB7, PTD0, PTD1, PTD4, PTD5

VOL

â

â

0.4

V

Output low voltage (ILOAD = 15mA)

PTD6, PTD7

VOL

â

â

0.5

V

Input high voltage

PTA0âPTA6, PTB0âPTB7, PTD0âPTD7,

RST, IRQ1, OSC1

VIH

0.7 Ã VDD

â

VDD

V

Input low voltage

PTA0âPTA6, PTB0âPTB7, PTD0âPTD7,

RST, IRQ1, OSC1

VIL

VSS

â

0.2 Ã VDD

V

VDD supply current (VDD = 2.4V, fOP = 2MHz)

Run(3)

Wait(4)

IDD

â

â

2

3.5

mA

1

1.5

mA

Stop(5) 0Â°C to 85Â°C

â

1

3

ÂµA

Digital I/O ports Hi-Z leakage current

IIL

â

â

Â± 10

ÂµA

Input current

IIN

â

â

Â±1

ÂµA

Capacitance

Ports (as input or output)

COUT

CIN

â

â

â

â

12

8

pF

POR rearm voltage(6)

VPOR

0

â

100

mV

POR rise time ramp rate(7)

RPOR

0.02

â

â

V/ms

Pullup resistors(8)

PTD6, PTD7

RST, IRQ1, PTA0âPTA6

RPU1

1.8

3.3

4.8

kâ¦

RPU2

16

26

36

kâ¦

NOTES:

1. VDD = 2.4 Vdc, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range, 25 Â°C only.

3. Run (operating) IDD measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less

than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run

IDD. Measured with all modules enabled.

4. Wait IDD measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 100 pF

on all outputs. CL = 20 pF on OSC2; all ports configured as inputs; OSC2 capacitance linearly affects wait IDD.

5. STOP IDD measured with OSC1 grounded, no port pins sourcing current. LVI is disabled.

6. Maximum is highest voltage that POR is guaranteed.

7. If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until min-

imum VDD is reached.

8. RPU1 and RPU2 are measured at VDD = 5.0V

MC68H(R)C908JL3E/JK3E/JK1E â Rev. 2.0

MOTOROLA

MC68HLC908JL3E/JK3E/JK1E

Technical Data

219

▷