English
Language : 

MAX11410 Datasheet, PDF (41/95 Pages) Maxim Integrated Products – 24-Bit Multi-Channel Low-Power
MAX11410
24-Bit Multi-Channel Low-Power
1.9ksps Delta-Sigma ADC with PGA
SEQ_START (0x02)
A write to the SEQ_START register will immediately execute a sequence beginning at the sequencer address written to
the SEQ_ADDR field. Using a SEQ_START command within a sequence will function as a GOTO statement, enabling
multiple continuous sequences to be programmed. Writing an address that is outside of the sequencer's microcode
address range (0x3A through 0x6E) will result in that write being ignored (no sequence will start). See the Sequencer
section for more information. If in PD:SLEEP or PD:STANDBY mode, writing to this register changes the mode to
PD:Normal Mode and then executes the sequence
CAL_START (0x03)
Writing to this register will execute a calibration as selected by the CAL_TYPE bits. Successful completion of a calibration
will result in an update of the corresponding calibration value registers. All calibrations are performed at the filter settings
in the LINEF[1:0] and RATE[3:0] register fields at the time the calibration is initiated. If in PD: SLEEP or PD: STANDBY
mode, writing to this register changes the mode to PD: normal mode and then initiates the calibration.
BIT
7
6
Field
—
—
Reset
—
—
Access Type
—
—
5
4
3
—
—
—
—
—
—
—
—
—
2
1
0
CAL_TYPE[2:0]
Write, Read
BITFIELD
BITS
CAL_TYPE
2:0
DESCRIPTION
DECODE
000: Performs a self-calibration. Resulting offset
calibration value is stored in the SELF_OFF register, and
the 1x gain calibration value is stored in the
SELF_GAIN_1 register.
001: Performs a PGA gain calibration at the currently
programmed PGA gain. A 'No Op' will result if PGA
Gain calibration is executed with the PGA disabled via
the SIG_PATH register, or with the GAIN register set to
1x.The resulting gain calibration value is stored in the
SELF_GAIN_[2-128] register corresponding to the
currently programmed PGA GAIN setting.
010: Reserved
011: Reserved
100: Performs a system offset calibration. The resulting
calibration value is stored in the SYS_OFF_A register.
101: Performs a system gain calibration. The resulting
calibration value is stored in the SYS_GAIN_A register.
110: Performs a system offset calibration. The resulting
calibration value is stored in the SYS_OFF_B register.
111: Performs a system gain calibration. The resulting
calibration value is stored in the SYS_GAIN_B register.
www.maximintegrated.com
Maxim Integrated │  41