English
Language : 

ISL78229 Datasheet, PDF (59/71 Pages) Intersil Corporation – 2-Phase Boost Controller with Drivers
ISL78229
FAULT_MASK (D1h)
Definition: Intersil defined register. This command sets any specific fault protection to be masked (ignored) or not. Each bit controls one
specific fault condition (listed in table below) to be ignored or not. With any bit’s value setting to 1, the corresponding fault is masked
(ignored), which means there is no fault protecting action taken by the device when that fault is triggered, and the ISL78229 keeps its
normal PWM switching and operations.
The meanings of bit value are defined as follows:
• Bit = 1 means to ignore, no action taken as fault response.
• Bit = 0 means to respond with protecting action, with part enter either hiccup or latch-off as fault response as described in the “Fault
Response Register SET_FAULT_RESPONSE (D2h)” on page 35.
Bits [9:2] control total of 8 fault conditions. Bits [15:10] and Bits [1:0] are not used.
At default, the VOUT_UV fault is ignored with Bit [6] setting to 1 as default.
Also, refer to Table 3 on page 41 for fault related registers summary.
Data Length in Bytes: 2
Data Format: Bit Field
Type: R/W
Protectable: Yes
Default Value: 0049h
Units: N/A
COMMAND
Format
Bit Position
Access
Function
Default Value
FAULT_MASK (D1h)
Bit Field
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
See Following Table
0000000001001001
BIT NUMBER
0
1
2
3
4
5
6
7
8
9
15:10
FAULT NAME
N/A
N/A
VIN_OV
OT_NTC_FAULT
OC_AVG
OC2_PEAK
VOUT_UV
VOUT_OV
PLLCOMP_SHORT
PLL_LOCK
Not used
DEFAULT VALUE
1
0
0
1
0
0
1
0
0
0
000000
MEANING
Reserved
Reserved
Ignore input overvoltage fault (VIN_PIN >58V)
Ignore external over-temperature fault (NTC_PIN <300mV as default,
threshold programmable)
Ignore input average overcurrent fault (IMON_PIN >2V)
Ignore peak overcurrent fault (ISENx >105µA)
Ignore output undervoltage fault (FB_PIN <80% VREF_DAC as default,
threshold programmable)
Ignore output overvoltage fault (FB_PIN >120% VREF_DAC as default,
threshold programmable)
Ignore PLLCOMP pin shorted to high potential voltages
(PLLCOMP_PIN >1.7V)
Ignore PLL loop fault due to reaching minimum frequency (detect the
minimum frequency of 37kHz as typical)
Not used
Submit Document Feedback 59
FN8656.3
February 12, 2016