ISL78229 Datasheet, PDF (15/71 Pages) Intersil Corporation – 2-Phase Boost Controller with Drivers

ISL78229
Electrical Specifications Refer to Figure 3 on page 7 and Typical Application Schematics (page 8). Operating conditions unless
otherwise noted: VIN = 12V, V_PVCC = 5.2V, and V_VCC = 5.2V, T_A = -40°C to +125°C (Note 8). Typicals are at T_A = +25°C.
Boldface limits apply across the operating temperature range, -40°C to +125°C. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
(Note 7) TYP (Note 7) UNIT
TRACK PIN - ANALOG INPUT
Input Leakage Current
V_TRACK = 1.6V, leakage current into this pin -1.0
-0.6
-0.3 µA
to ground
TRACK Input Reference Voltage Range
VREF_DAC = 1.6V
0
1.6
V
TRACK Input Reference Voltage Accuracy
TRACK SS_DONE Detection Threshold
Measure at the FB pin, V_TRACK = 1.5V
Measure at the FB pin, V_TRACK = 0.5V
-4.0
-6.0
0.29
-0.5
1.8
0.30
4.0
%
6.0
%
0.31 V
PMBus™ INTERFACE (SCL and SDA INPUT PINS)
Logic Input Voltage High
2.1
V
Logic Input Voltage Low
0.8
V
Hysteresis
0.55
V
SDA Output Voltage Low
Input Current
I_OUT = -3mA
0.1
0.4
V
1
2
µA
Input Capacitance
5
pF
Clock Frequency
400 kHz
SCL Falling Edge to SDA Valid Time
1
µs
SALERT PIN OUTPUT
Output Voltage Low
Output High Leakage Current
NTC PIN
I_OUT = -3mA
V_SALERT = 5.2V
0.1
0.4
V
0
1
µA
Input Leakage Current
EN <1V
-1
0
1
µA
Output Sourcing Current (from Pin to Ground)
EN >2V, pin voltage = 0V
19
20
21 µA
Output Current Source Compliance Voltage
EN >2V
VCC
V
Default NTC Warning Threshold
NTC pin voltage falling
450
mV
Default NTC Fault Protection Threshold
NTC pin voltage falling
300
mV
INTERNAL 8-BIT DAC
Minimum Output Voltage
LSB = 8mV
8
mV
Maximum Output Voltage
LSB = 8mV
2.048
V
INTERNAL 10-BIT ADC (ALTENERTIVELY SAMPLING VOLTAGES OF NTC, FB, VIN/48 AND IMON PINS)
Minimum Input Voltage
LSB = 2mV
2
mV
Maximum Input Voltage
LSB = 2mV
2.048
V
OVER-TEMPERATURE PROTECTION
Over-Temperature Trip Point
160
°C
Over-Temperature Recovery Threshold
145
°C
NOTES:
7. Compliance to datasheet limits are assured by one or more methods: production test, characterization and/or design.
8. The IC is tested in conditions with minimum power dissipations in the IC meaning T_A ≈ T_J.
Submit Document Feedback ₁₅
FN8656.3
February 12, 2016