81348 Datasheet, PDF (74/89 Pages) Intel Corporation – Two Integrated Intel XScale processors

Intel^® 81348—Electrical Specifications
4.3.5 PCI Bus Interface Signal Timings
Table 27. PCI Signal Timings
Symbol
Parameter
PPCCII--XX 113030 _{PCI-X 66 PCI 66}
PCI 33 _{Units Notes}
Min. Max Min. Max Min. Max Min. Max
T_OV1 Clock to Output Valid Delay
0.7 3.7 0.7 3.7 1 6 2 11 ns 1, 3
T_OF Clock to Output Float Delay
7
7
14
28 ns 1, 4
T_IS1 Input Setup to clock
1.2
1.7
3
7
ns 2
T_IH1 Input Hold time from clock
0.5
0.5
0
0
ns 2
T_RST Reset Active Time
1
1
1
1
ms
T_RF
Rdeelsaeyt Active to output float
40
40
40
40 ns
T_IS3 REQ64# to Reset setup time 10
10
10
10
clocks
T_IH2 Reset to REQ64# hold time
0 50 0 50 0 50 0 50 ns
T_IS4
PCI-X initialization pattern to
Reset setup time
10
10
clocks
T_IH3
Reset to PCI-X initialization
pattern hold time
0 50 0 50
ns
N_1.otes: _{See the timing measurement conditions in; Figure 11, “Output Timing Measurement Waveforms” on page 79.}
23..
SSEdeegeeetFhiAgeCutrTiemes1int9gL,o“maPedCa”Is/oPunCreIp-maXgeTenOt8Vc3o(,mnFdaigixtui)ornResis2ii1nn,:g“FEPidCgguI/erPeAC1CI2-XT,e“TsIOtnVpLuo(mtadTin”im)oAinnCgpaTMegeseat _{8sLu3or,aeFdimg”ueornnet p2Wa0ag,ve“eP8fCo3rI./mPsC”I-oXnTpOaVg(em8a0x.) Falling}
4. FdoerlivpeurrepdosthesrooufgAhctthivee/cFolmoaptotnimenint gpimn eisasleusrsemtheanntso,rtehqeuHali-tZootrhe“olfefa”ksatgaeteciusrdreenfitnsepdetcoifibceatwiohne.n the total current
DInatteal^®sh8e1et348 ^{I/O Processor}
74
December 2007
Order Number: 315038-003US