81348 Datasheet, PDF (1/89 Pages) Intel Corporation – Two Integrated Intel XScale processors

® _{Intel 81348 I/O Processor}
Datasheet
Product Features
Two Integrated Intel XScale^® processors
— 667 MHz, 800 MHz and 1.2 GHz
— ARM* V5TE Compliant
— Instruction/Data Cache: 32 KByte, 4-way
Set Associative, NRU Replacement
Algorithm, Lockable
— Unified Level 2 Cache: 512 KByte Set
Associative, NRU Replacement Algorithm
— 128-Entry Branch Target Buffer
— 8-Entry Write Buffer
— 8-Entry Fill and Pend Buffer
Internal Bus 128-bit wide at 333 MHz and
400 MHz depending on processor speed
Can support either PCI-X or PCI Express* as
an endpoint
Can support both PCI-X Central Resource and
PCI Express* Root Complex
Support for PCI Express* Lane Widths of x1,
x2, x4, x8
EcaigphatbSleeroifals-uApttpaocrhtiendg SdCirSeIctl-inakttsa—cheadlsSoATA
targets
Integrated SRAM Memory Controller (1 MB);
dedicated to the SAS transport
Address Translation Unit
— 2 KB or 4 KB Outbound Read Queue
— 4 KB Outbound Write Queue
— 4 KB Inbound Read and Write Queue
Application DMA Controller
— Three Independent Channels Connected to
the MCU and the South Internal Bus
— 4 KByte Data Transfer Queue
— CRC 32C Calculation
— Performs Optional XOR on Read Data
Multi-ported Memory Controller
— Intel XScale^® processor inputs and north
internal bus, south internal bus and ADMA
input ports
— PC3200 and PC4300 Double Data Rate
(DDR2 400, DDR2 533)
— Up to 4 GB of 64-bit DDR2 400, DDR2 533
— Optional Single-bit Error Correction, Multi-
bit Detection ECC Support
— Supports Registered and Unbuffered DDR2
Memory
— 36-bit Addressable
— 32-bit Memory Support
Two Programmable 32-bit Timers and
Watchdog Timer
Sixteen General Purpose I/O Pins
Eight ACTIVITY/STATUS pairs — one per SAS
port
Three I²C Bus Interface Units
Two UART (16550) Units
— 64 Byte Receive and Transmit FIFOs
— 4 pin Master/Slave Capable
Peripheral Bus Interface
— 8-, 16-bit Data Bus with Two Chip Selects
— 25 Demultiplexed Address Lines
Interrupt Controller Unit
— Four Priority Levels
— Interrupt Pending Register
— Vector Generation
— 16 External Interrupt Pins with High Priority
Interrupt (HPI#)
1357-ball, Flip Chip Ball Grid Array (FCBGA),
37.5 mm x 37.5 mm and 1.0 mm ball pitch
Order Number: 315038-003US
December 2007