81348 Datasheet, PDF (22/89 Pages) Intel Corporation – Two Integrated Intel XScale processors

Intel^® 81348—Package Information
Table 5.
PCI Bus Signals (Sheet 3 of 3)
Name
Count Type
Description
PP__GRENQT[#0]# /
PP__RGENQT#[0]# /
P_GNT[3:1]#
O PCI Bus Grant:
1
Sync(P)
ActLow
• Internal arbiter mode: This is one of four output grant
signals from the internal arbiter.
PCI Bus Request:
• External arbiter mode: This is the output request signal for
the ATU.
I PCI Bus Request:
1
Sync(P)
Rst(P)
ActLow
• Isnigtneranlsaltoartbhieteirnmteorndael:aTrhbiisteirs. one of four input request
PCI Bus Grant:
• External arbiter mode: This is the input grant signal to the
ATU.
O PCI Bus Grant:
3
Sync(P) • External arbiter mode: Not used
ActLow • Isnigtnearnlsalfraormbittehreminotdeer:naTlhaersbeitaerr.e three of four output grant
P_REQ[3:1]#
P_PCIXCAP
I PCI Bus Request:
3
Sync(P) • External arbiter mode: Not used
Rst(P) • Internal arbiter mode: These are three of four input request
ActLow
signals to the internal arbiter.
1
I
P_SC_pI_e-_cX_ifiC_caap_tia_ob_nil_Uit_py_d:_aR_te_efeforrtomtohree I_dn_et_te_al_i^®_ls.81348 I/O Processor
P_BMI
P_CAL[0]
P_CAL[1]
P_CAL[2]
P_CLKIN
P_CLKOUT
P_CLKO[3:0]
Total
1
O
Sync(P)
PmCaIsBteursinMgaastterarnIsnadcictiaotnoroinndthiceatPeCsItbhuast.the I/O processor is
Rst(P)
1
O
PTdhCyneI _aCVmaCli_Cicb_{VarIlalOytiPoaCndIjiusosuct} ottpnhuneteddcrtrieivvdeertsostrraeennfegertxehtnetcroencatohl _{mecaprleiebsnrisasattoitoerntfoorer} svisotlotar.ge
and temperature variations. This pin is connected through a
22.1 Ω 1% resistor to ground.
O
PCI Calibration is connected to an external calibration resistor.
The PCI output drivers reference the resistor to dynamically
1
adjust the ODT resistance to compensate for voltage and
temperature variations.
1% resistor to ground.
This
pin
is
connected
through
a
121
Ω
1
O
PTdhCyneI _aCVmaCli_Cicb_{3arPlal3ytiPoaCndIjiusosuct} ottpnhuneteddcrtrieivvdeertssotrraeennfegertxehtnetcroencatohl _{mecaprleiebsnrisasattoitoerntfoorer} svisotlotar.ge
and temperature variations. This pin is connected through a
22.1 Ω 1% resistor to ground.
1
I
PtrCaInsBaucstiIonnpsu.t Clock provides the AC timing reference for all PCI
O PCI Bus Output Clock: When REFCLKN/REFCLKP are used, the
1
It_{Ph/_}Oe_CnpLcrKoo_Ocnen_[s_3esc:o_0tre]dc.atno g_Pe_{_}n_Ce_Lra_Kt_Ie_NthaendPCtrIaocuetpleuntgctlhocmksa.tcThheisd ptoin is
4
O
PIth/COeInpBpruorscoOevsiudsteopruthcteaCnlPoCgceIknsc:elorWcakthesentthoR_edE_PeF_CvC_iIcL_eoK_suN_top/nuR_ttE_hcF_eloC_PcL_kCK_sI.P_{bTuahsree.suespeidn,sthe}
105
DInatteal^®sh8e1et348 ^{I/O Processor}
22
December 2007
Order Number: 315038-003US