 English |
|
|
|
|
|
|
|
| MB86960 Datasheet, PDF (61/65 Pages) Fujitsu Component Limited. – NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) | |||
| |||
| ◁ |
MB86960
RCK
CRS
RXD
INT
t1
t2
t5
t3
t4
1ST BIT
(IF IT IS NOT MASKED)
LAST BIT
Figure 35. Receive Timing
t5
t7
t8
Table 35. Receive Timing (for Encoder/Decoder Bypass mode)
Symbol
Parameter Description
t1
Receive clock low width
t2
Receive clock high width
t3
Receive data setup
t4
Receive data hold
t5
Receive carrier sense setup
t6
Receive carrier sense hold
t7
Last bit of good packet received to interrupt
t8
Receive interrupt after bad packet
Min. Typ. Max.
Units
35
ns
35
ns
10
ns
10
ns
10
ns
7
RCK cycles
40
RCK cycles
15
RCK cycles
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese