MC9S08LC60 Datasheet, PDF (86/358 Pages) Freescale Semiconductor, Inc – Microcontrollers

Chapter 6 Parallel Input/Output
6.2.2.2 Output Slew Rate Control Enable (PTASE)
Slew rate control can be enabled for each port pin by setting the corresponding bit in the slew rate control
register (PTASEn). When enabled, slew control limits the rate at which an output can transition in order to
reduce EMC emissions. Slew rate control has no effect on pins which are configured as inputs.
R
W
Reset
7
PTASE7
1
6
PTASE6
5
PTASE5
4
PTASE4
3
PTASE3
2
PTASE2
1
PTASE1
1
1
1
1
1
1
Figure 6-8. Slew Rate Control Enable for Port A (PTASE)
0
PTASE0
1
Table 6-4. PTASE Field Descriptions
Field
Description
7:0
PTASE[7:0]
Slew Rate Control Enable for Port A Bits — For port A pins that are outputs, these read/write control bits
determine whether the slew rate controlled outputs are enabled. For port A pins that are configured as inputs,
these bits are ignored.
0 Slew rate control disabled.
1 Slew rate control enabled.
6.2.2.3 Output Drive Strength Select (PTADS)
An output pin can be selected to have high output drive strength by setting the corresponding bit in the
drive strength select register (PTADSn). When high drive is selected a pin is capable of sourcing and
sinking greater current. Even though every I/O pin can be selected as high drive, the user must ensure that
the total current source and sink limits for the chip are not exceeded. Drive strength selection is intended
to affect the DC behavior of I/O pins. However, the AC behavior is also affected. High drive allows a pin
to drive a greater load with the same switching speed as a low drive enabled pin into a smaller load.
Because of this the EMC emissions may be affected by enabling pins as high drive.
R
W
Reset
7
PTADS7
0
6
PTADS6
5
PTADS5
4
PTADS4
3
PTADS3
2
PTADS2
1
PTADS1
0
0
0
0
0
0
Figure 6-9. Drive Strength Selection for Port A (PTADS)
0
PTADS0
0
Table 6-5. PTADS Field Descriptions
Field
Description
7:0
PTADS[7:0]
Output Drive Strength Selection for Port A Bits—Each of these control bits selects between low and high output
drive for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect.
0 Low output drive strength selected for port A bit n.
1 High output drive strength selected for port A bit n.
MC9S08LC60 Series Advance Information Data Sheet, Rev. 2
86
PRELIMINARY
Freescale Semiconductor