MC68HC000RC12 Datasheet, PDF (36/189 Pages) Freescale Semiconductor, Inc – 8-/16-/32-Bit Microprocessors User’s Manual

Freescale Semiconductor, Inc.
3.7 M6800 PERIPHERAL CONTROL
These control signals are used to interface the asynchronous M68000 processors with the
synchronous M6800 peripheral devices. These signals are described in the following
paragraphs.
Enable (E)
This signal is the standard enable signal common to all M6800 Family peripheral
devices. A single period of clock E consists of 10 MC68000 clock periods (six clocks
low, four clocks high). This signal is generated by an internal ring counter that may
come up in any state. (At power-on, it is impossible to guarantee phase relationship of E
to CLK.) The E signal is a free-running clock that runs regardless of the state of the
MPU bus.
Valid Peripheral Address (VPA)
This input signal indicates that the device or memory area addressed is an M6800
Family device or a memory area assigned to M6800 Family devices and that data
transfer should be synchronized with the E signal. This input also indicates that the
processor should use automatic vectoring for an interrupt. Refer to Appendix B M6800
Peripheral Interface.
Valid Memory Address (VMA)
This output signal indicates to M6800 peripheral devices that the address on the
address bus is valid and that the processor is synchronized to the E signal. This signal
only responds to a VPA input that identifies an M6800 Family device.
The MC68008 does not supply a VMA signal. This signal can be produced by a
transistor-to-transistor logic (TTL) circuit; an example is described in Appendix B
M6800 Peripheral Interface.
3.8 PROCESSOR FUNCTION CODES (FC0, FC1, FC2)
These function code outputs indicate the mode (user or supervisor) and the address
space type currently being accessed, as shown in Table 3-3. The function code outputs
are valid whenever AS is active.
3-8
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
MOTOROLA
For More Information On This Product,
Go to: www.freescale.com