|
Z8S18020FSC Datasheet, PDF (26/70 Pages) Zilog, Inc. – ENHANCED Z180 MICROPROCESSOR | |||
|
◁ |
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
No. Symbol Item
40. tMEWL /MREQ Pulse Width (LOW)
41. tRFD1 Ã Rise to /RFSH Fall Delay
42. tRFD2 Ã Rise to /RFSH Rise Delay
43. tHAD1 Ã Rise to /HALT Fall Delay
44. tHAD2 Ã Rise to /HALT Rise Delay
45. tDRQS /DREQi Set-up Time to à Rise
46. tDRQH /DREQi Hold Time from à Rise
47. tTED1 Ã Fall to /TENDi Fall Delay
48. tTED2 Ã Fall to /TENDI Rise Delay
49. tED1 Ã Rise to E Rise Delay
50. tED2 Ã Fall or Rise to E Fall Delay
51. PWEH E Pulse Width (HIGH)
52. PWEL E Pulse Width (LOW)
53. tEr
Enable Rise Time
54. tEf
Enable Fall Time
55. tTOD Ã Fall to Timer Output Delay
56. tSTDI CSI/O Transmit Data Delay Time (Internal
Clock Operation)
57. tSTDE CSI/O Transmit Data Delay Time (External
Clock Operation)
58. tSRSI CSI/O Receive Data Set-up Time (Internal
Clock Operation)
59. tSRHI CSI/O Receive Data Hold Time (Internal
Clock Operation)
60. tSRSE CSI/O Receive Data Set-up Time (External
Clock Operation)
61. tSRHE CSI/O Receive Data Hold Time (External
Clock Operation)
62. tRES /RESET Set-up Time to à Fall
63. tREH /RESET Hold Time from à Fall
64. tOSC Oscillator Stabilization Time
65. tEXr External Clock Rise Time (EXTAL)
66. tEXf External Clock Fall Time (EXTAL)
67. tRr
/RESET Rise Time
68. tRf
/RESET Fall Time
69. tIr
Input Rise Time (except EXTAL, /RESET)
70. tIf
Input Fall Time (except EXTAL, /RESET)
Z80180-6
Min.
125
â
â
â
â
40
40
â
â
â
â
75
180
â
â
â
â
Max.
â
90
90
90
90
â
â
70
70
95
95
â
â
20
20
300
200
â
7.5tcyc
+300
1
â
1
â
1
â
1
â
120
â
80
â
â
20
â
25
â
25
â
50
â
50
â
100
â
100
Z80180-8
Min.
100
â
â
â
â
40
40
â
â
â
â
65
130
â
â
â
â
Max.
â
80
80
80
80
â
â
60
60
70
70
â
â
20
20
200
200
â
7.5tcyc
+200
1
â
1
â
1
â
1
â
100
â
70
â
â
20
â
25
â
25
â
50
â
50
â
100
â
100
Z80180-10
Min.
80
â
â
â
â
30
30
â
â
â
â
55
110
â
â
â
â
Max. Unit
â
ns
60
ns
60
ns
50
ns
50
ns
â
ns
â
ns
50
ns
50
ns
60
ns
60
ns
â
ns
â
ns
20
ns
20
ns
150
ns
150
ns
â
7.5tcyc ns
+150
1
â
tcyc
1
â
tcyc
1
â
tcyc
1
â
tcyc
80
â
ns
50
â
ns
â
TBD ns
â
25
ns
â
25
ns
â
50
ns
â
50
ns
â
100
ns
â
100
ns
1-26
PRELIMINARY
DS971800401
|
▷ |