XC5000 Datasheet, PDF (8/48 Pages) Xilinx, Inc – High-density family of Field-Programmable Gate Arrays

XC5200 Logic Cell Array Family
Preliminary (v1.0)
LC3
CO
DI
F4
F3
F2 ^F
F1
DO
D
Q
FD
X
LC2
DI
F4
F3
F2 ^F
F1
DO
D
Q
FD
X
LC1
DI
F4
F3
F2 ^F
F1
DO
D
Q
FD
X
LC0
DI
F4
F3
F2 ^F
F1
CI
CE CK
Figure 3. Configurable Logic Block
DO
D
Q
FD
CLR
X
X4957
GRM
44
2244
TS
CLB
LC3
4
4
LC2
4
LC1
LC0
LIM
44
Direct Connects
Figure 4. VersaBlock
4
4
X5707
The LIM provides 100% connectivity of the inputs and
outputs of each LC in a given CLB. The benefit of the LIM
is that no general routing resources are required to
connect feedback paths within a CLB. The LIM connects
to the GRM via 24 bidirectional nodes.
The direct connects allow immediate connections to
neighboring CLBs, once again without using any of the
general interconnect. These two layers of local routing
resource improve the granularity of the architecture,
effectively making the XC5200 family a “sea of logic cells.”
Each VersaBlock has four 3-state buffers that share a
common enable line and directly drive horizontal
Longlines, creating robust on-chip bussing capability. The
VersaBlock allows fast, local implementation of logic
functions, effectively implementing user designs in a
hierarchical fashion. These resources also minimize local
routing congestion and improve the efficiency of the
general interconnect, which is used for connecting larger
groups of logic. It is this combination of both fine-grain and
coarse-grain architecture attributes that maximize logic
utilization in the XC5200 family. This symmetrical structure
takes full advantage of the third metal layer, freeing the
placement software to pack user logic optimally with
minimal routing restrictions.
4