English
Language : 

XC5000 Datasheet, PDF (19/48 Pages) Xilinx, Inc – High-density family of Field-Programmable Gate Arrays
R
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
GRM
Versa-
Block
1
GRM
Versa-
Block
GRM
Versa-
Block
2
3
4
Six Levels of Routing Hierarchy
1
Single-length Lines
2
Double-length Lines
3
4
5 LIM
6
Direct Connects
Longlines and Global Lines
Local Interconnect Matrix
Logic Cell Feedthrough
Path (Contained within each
Logic Cell)
Figure 11. XC5200 Interconnect Structure
GRM
44
2244
TS
CLB
LC3
4
4
LC2
4
4
LC1
4
6 LC0
LIM 5
44
Direct Connects
X4963
15