English
Language : 

XC5000 Datasheet, PDF (34/48 Pages) Xilinx, Inc – High-density family of Field-Programmable Gate Arrays
XC5200 Logic Cell Array Family
Preliminary
CLB Switching Characteristic Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from
benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating
conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the
XACT timing calculator and used in the simulator.
Speed Grade
-6
-5
-4
Description
Symbol
Min
(ns)
Max
(ns)
Min Max
(ns) (ns)
Min Max
(ns) (ns)
Combinatorial Delays
F inputs to X output
TILO
5.5
4.5
DI inputs to DO output (Logic-Cell Feedthrough)
TIDO
4.2
3.3
F inputs via F5_MUX to DO output
TIMO
7.1
5.7
Carry Delays
Incremental delay per bit
Carry-in overhead from DI
Carry-in overhead from F
Carry-out overhead to DO
TCY
0.7
0.6
TCYDI
1.7
1.5
TCYL
3.6
3.2
TCYO
3.9
3.1
Sequential Delays
Clock (CK) to out (Q) (Flip-Flop)
TCKO
5.4
4.4
Gate (Latch enable) going active to out (Q)
TGO
8.6
6.8
Set-up Time Before Clock (CK)
F inputs
F inputs via F5_MUX
DI input
CE input
TICK
2.1
1.5
TMICK
3.6
2.7
TDICK
0.5
0.3
TEICK
1.2
0.9
Hold Times After Clock (CK)
F inputs
F inputs via F5_MUX
DI input
CE input
TCKI
0
0
TCKMI
0
0
TCKDI
0
0
TCKEI
0
0
Clock Widths
Clock High Time
Clock Low Time
TCH
6.0
6.0
TCL
6.0
6.0
Reset Delays
Width (High)
Delay from CLR to Q (Flip-Flop)
Delay from CLR to Q (Latch)
TCLRW
TCLR
TCLRL
6.0
7.3
6.1
6.0
5.8
4.8
Global Reset Delays (see Note 2)
Width (High)
Delay from internal GCLR to Q
TGCLRW
TGCLR
6.0
12.4
6.0
10.2
Note:
1. The CLB K to Q output delay (TCKO) of any CLB, plus the shortest possible interconnect delay, is always longer than the
Data In hold-time requirement (TCKDI) of any CLB on the same die.
2. Timing is based upon the XC5210 device. For other devices, see XACT Timing Calculator.
30