English
Language : 

DS711 Datasheet, PDF (7/42 Pages) Xilinx, Inc – LogiCORE IP PLBV46 to AXI
LogiCORE IP PLBV46 to AXI Bridge (v2.01.a)
Table 1: I/O Signal Description (Cont’d)
Port Signal Name
Interface I/O
Initial
State
P50 M_AXI_AWPROT[2 : 0]
AXI_FULL/
AXI_LITE
O
2
P51 M_AXI_AWVALID
P52 M_AXI_AWREADY
P53
M_AXI_WDATA[C_M_AXI_
DATA_WIDTH-1 : 0]
P54
M_AXI_WSTB[C_M_AXI_
DATA_WIDTH/8-1 : 0]
P55 M_AXI_WLAST
P56 M_AXI_WVALID
P57 M_AXI_WREADY
AXI_FULL/
AXI_LITE
O
0
AXI_FULL/
AXI_LITE
I
-
AXI Write Channel Signals
AXI_FULL/
AXI_LITE
O
0
AXI_FULL/
AXI_LITE
O
0
AXI_FULL/
AXI_LITE
O
0
AXI_FULL/
AXI_LITE
O
0
AXI_FULL/
AXI_LITE
I
-
AXI Write Response Channel Signals
P58
M_AXI_BID[C_M_AXI_
THREAD_ID_WIDTH-1 : 0]
AXI_FULL I
-
P59 M_AXI_BRESP[1 : 0]
P60 M_AXI_BVALID
P61 M_AXI_BREADY
AXI_FULL,
AXI_LITE
I
-
AXI_FULL/
AXI_LITE
I
-
AXI_FULL/
AXI_LITE
O
1
Description
Protection type: This signal indicates
the normal, privileged, or secure
protection level of the write
transaction and whether the
transaction is a data access or an
instruction access. The default value
is normal non secure data access.
Write address valid: This signal
indicates that valid write address and
control information are available.
Write address ready: This signal
indicates that the slave is ready to
accept an address and associated
control signals.
Write data bus
Write strobes: This signal indicates
which byte lanes to update in
memory.
Write last: This signal indicates the
last transfer in a write burst.
Write valid: This signal indicates that
valid write data and strobes are
available.
Write ready: This signal indicates
that the slave can accept the write
data.
Write response ID: This signal is the
identification tag of the write
response. The BID value must match
the AWID value of the write
transaction to which the slave is
responding.
Write response: This signal indicates
the status of the write transaction.
Write response valid: This signal
indicates that a valid write response
is available.
Response ready: This signal
indicates that the master can accept
the response information.
DS711 July 25, 2012
www.xilinx.com
7
Product Specification