English
Language : 

DS711 Datasheet, PDF (10/42 Pages) Xilinx, Inc – LogiCORE IP PLBV46 to AXI
LogiCORE IP PLBV46 to AXI Bridge (v2.01.a)
Design Parameters
Table 2 shows the design parameters of the PLBV46 to AXI Bridge.
Inferred Parameters
In addition to the parameters listed in Table 2, there are also parameters that are inferred for each AXI interface in
the Embedded Development Kit (EDK) tools. Through the design, these EDK-inferred parameters control the
behavior of the AXI Interconnect. For a complete list of the interconnect settings related to the AXI interface, see
DS768 AXI Interconnect IP Data Sheet.
Table 2: Design Parameters
Generic Feature/Description
Parameter Name
System Parameter
G1
Target FPGA family
C_FAMILY
PLB Parameters
G2
PLB least significant address bus
width
C_SPLB_AWIDTH
G3
PLB data width
C_SPLB_DWIDTH
G4
Width of the Slave Data Bus
C_SPLB_NATIVE_DWIDTH
Selects point-to-point or shared
bus topology
G5
0 = Shared Bus Topology
C_SPLB_P2P (1)
1 = Point-to-Point Bus Topology
G6
PLB Master ID Bus Width
C_SPLB_MID_WIDTH
G7
Number of PLB Masters
C_SPLB_NUM_MASTERS
Support Bursts
G8
0 = Do not support bursts
(AXI4-Lite on AXI interface)
C_SPLB_SUPPORT_
BURSTS
1 = Support bursts (AXI4 on AXI
interface)
Support Cacheline transfers
G9
0 = Do not support cacheline
transfers
C_SPLB_SUPPORT_
CACHELINE(2)
1 = Support cacheline transfers
G10
Number of AXI address ranges C_SPLB_NUM_ADDR_RNGS
G11
PLB Offset Address for all ranges C_SPLB_RNGS_OFFSET
G12
PLB base address for address
range 1
C_SPLB_RNG1_
BASEADDR
G13
PLB high address for address
range 1
C_SPLB_RNG1_HIGHADDR
Allowable
Values
Default
Values
virtex7, kintex7,
artix7, zynq,
virtex6, spartan6
virtex6
32
32
32, 64, 128
32
32,64
32
0-1
0
log2(C_SPLB_NU
M_MASTERS)
with a minimum
1
value of 1
1 - 16
1
0-1
1
0-1
0
1 - 4(3)
1
Valid address(4)(5) 0x0
Valid address(5) None(4)
Valid address(6) None(4)
VHDL
Type
string
integer
integer
integer
integer
integer
integer
integer
integer
integer
std_logic
_vector
std_logic
_vector
std_logic
_vector
DS711 July 25, 2012
www.xilinx.com
10
Product Specification