English
Language : 

DS711 Datasheet, PDF (6/42 Pages) Xilinx, Inc – LogiCORE IP PLBV46 to AXI
LogiCORE IP PLBV46 to AXI Bridge (v2.01.a)
Table 1: I/O Signal Description (Cont’d)
Port Signal Name
P29 SPLB_UABus[0 : 31]
P30 SPLB_rdPrim
Interface I/O
Unused PLB Signals
PLB
I
PLB
I
Initial
State
-
-
P31 SPLB_wrPrim
PLB
I
-
P32 PLB_abort
PLB
I
-
P33 SPLB_busLock
PLB
I
-
P34 SPLB_lockErr
PLB
I
-
P35 SPLB_wrBurst
PLB
I
-
P36 SPLB_rdBurst
PLB
I
-
P37 SPLB_wrPendReq
PLB
I
-
P38 SPLB_rdPendReq
PLB
I
-
P39 SPLB_wrPendPri[0 : 1]
PLB
I
-
P40 SPLB_rdPendPri[0 : 1]
PLB
I
-
P41 SPLB_reqPri[0 : 1]
PLB
I
-
P42 SPLB_TAttribute[0 : 15]
PLB
I
-
P43 Sl_MIRQ[0 : C_SPLB_NUM_MASTERS - 1] PLB
O
0
AXI Interface Signals (2)
AXI Write Address Channel Signals
P44
M_AXI_AWID[C_M_AXI_
THREAD_ID_WIDTH-1 : 0]
AXI_FULL O
0
P45
M_AXI_AWADDR[C_M_AXI_
ADDR_WIDTH-1 : 0]
AXI_FULL/
AXI_LITE
O
0
P46 M_AXI_AWLEN[7 : 0]
AXI_FULL O
0
P47 M_AXI_AWSIZE[2 : 0]
AXI_FULL O
0
P48 M_AXI_AWBURST[1 : 0]
AXI_FULL O
0
P49 M_AXI_AWCACHE[3 : 0]
AXI_FULL O
0
Description
PLB upper address bits
PLB secondary to primary read
request indicator
PLB secondary to primary write
request indicator
PLB abort bus request
PLB bus lock
PLB lock error
PLB burst write transfer
PLB burst read transfer
PLB pending bus write request
PLB pending bus read request
PLB pending write request priority
PLB pending read request priority
PLB current request priority
PLB transfer attribute
Master interrupt request
Write address ID: This signal is the
identification tag for the write
address group of signals
AXI Write address: The write
address bus gives the address of the
first transfer in a write burst
transaction.
Burst length: This signal gives the
exact number of transfers in a write
burst.
Burst size: This signal indicates the
size of each transfer in the write
burst.
Burst type: This signal, coupled with
the size information, details how the
address for each write transfer within
the burst is calculated.
Cache type: This signal provides
additional information about the
cacheable characteristics of the write
transfer.
DS711 July 25, 2012
www.xilinx.com
6
Product Specification