DS680 Datasheet, PDF (29/36 Pages) Xilinx, Inc – Space-Grade Virtex-4QV FPGAs

R
Space-Grade Virtex-4QV FPGAs: DC and Switching Characteristics
Output Clock Jitter
Table 42: Output Clock Jitter
Description
Symbol
Clock Synthesis Period Jitter
CLK0
CLK90
CLK180
CLK270
CLK2X, CLK2X180
CLKDV (integer division)
CLKDV (non-integer division)
CLKFX, CLKFX180
CLKOUT_PER_JITT_0
CLKOUT_PER_JITT_90
CLKOUT_PER_JITT_180
CLKOUT_PER_JITT_270
CLKOUT_PER_JITT_2X
CLKOUT_PER_JITT_DV1
CLKOUT_PER_JITT_DV2
CLKOUT_PER_JITT_FX
Notes:
1. Values for this parameter are available at www.xilinx.com.
Speed Grade
-10
Units
±100
ps
±150
ps
±150
ps
±150
ps
±200
ps
±150
ps
±300
ps
Note 1
ps
DS680 (v2.0) April 12, 2010
www.xilinx.com
Product Specification
29