English
Language : 

W681307DG Datasheet, PDF (81/160 Pages) Winbond – USB1.1 CODEC Microprocessor Control Unit with 32KB Mask ROM and 4KB RAM.
W681307
channels can be connected / mixed together in any combination. This function is controlled by programmable registers. Moreover, the
speech logic interface (which is not needed by the CODEC) of four channels must be enabled.
12.2
The Description of the Activation Registers
12.2.1
MIXER_EN
Address
0x1401
Access Mode Value At Reset Nominal Value
R/W
0x00
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Blocked
Blocked
Blocked
Blocked
Blocked
Blocked
Blocked
MIXER_EN
(for test modes) (for test modes) (for test modes) (for test modes) (for test modes) (for test modes) (for test modes)
MIXER_EN
Set to enable the mixer block.
12.2.2
SPEECH LOGIC_EN
Address
0x1420
Access Mode Value At Reset Nominal Value
R/W
0x04
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Blocked
Blocked
Blocked
Blocked
Blocked
Blocked
Blocked
SPEECH
(for test modes) (for test modes) (for test modes) (for test modes) (for test modes) (for test modes) (for test modes) LOGIC_EN
SPEECH LOGIC_EN
Set to enable speech logic interface (which is not needed by the CODEC) of four channels.
12.3
The Description of Transcoder DSP Registers
The transcoder block is programmed via microprocessor accessible programming registers.
All registers allow read/write access and reset to zero except as noted. All bits not specified below are reserved or blocked and should
only be written with zeros. Unspecified bits read back zero.
The transcoder registers are divided into `Global registers' and `Channel-specific registers'.
: Global registers
• Consist of SideTone (0x148D) and Lookback_EN (0x148E) registers.
: Channel-specific registers
Channel-specific registers appear in four groups at offsets of sixteen bytes.
• Channel 0 registers appear at addresses 0x1480 -> 0x148C
• Channel 1 registers appear at addresses 0x1490 -> 0x149C
• Channel 2 registers appear at addresses 0x14A0 -> 0x14AC
• Channel 3 registers appear at addresses 0x14B0 -> 0x14BC
- 81 -
Publication Release Date: May, 2007
Revision 1.3