English
Language : 

W83L517D_05 Datasheet, PDF (101/133 Pages) Winbond – LPC I/O for Notebook
W83L517D/W83L517D-F
110
Test Mode. The FIFO may be written and read in this mode, but the data will not be
transmitted on the parallel port.
111
Configuration Mode. The confgA and confgB registers are accessible at 0x400 and
0x401 in this mode.
Bit 4: Read/Write (Valid only in ECP Mode)
1
Disables the interrupt generated on the asserting edge of nFault.
0
Enables an interrupt pulse on the high to low edge of nFault. If nFault is asserted
(interrupt) an interrupt will be generated and this bit is written from a 1 to 0.
Bit 3: Read/Write
1
Enables DMA.
0
Disables DMA unconditionally.
Bit 2: Read/Write
1
Disables DMA and all of the service interrupts.
Enables one of the following cases of interrupts. When one of the service interrupts
has occurred, the serviceIntr bit is set to a 1 by hardware. This bit must be reset to
0 to re-enable the interrupts. Writing a 1 to this bit will not cause an interrupt.
0
(a) dmaEn = 1: During DMA this bit is set to a 1 when terminal count is reached.
(b) dmaEn = 0 direction = 0: This bit is set to 1 whenever there are writeIntr
Threshold or more bytes free in the FIFO.
(c) dmaEn = 0 direction = 1: This bit is set to 1 whenever there are readIntr
Threshold or more valid bytes to be read from the FIFO.
Bit 1: Read only
0
The FIFO has at least 1 free byte.
1
The FIFO cannot accept another byte or the FIFO is completely full.
Bit 0: Read only
0
The FIFO contains at least 1 byte of data.
1
The FIFO is completely empty.
9.3.11 Bit Map of ECP Port Registers
Data
ecpAFifo
Dsr
Dcr
CFifo
ecpDFifo
TFifo
CnfgA
CnfgB
Ecr
D7
D6
D5
PD7
PD6
PD5
Addr/RLE Address or RLE field
nBusy
nAck
PError
1
1
Directio
Parallel Port Data FIFO
ECP Data FIFO
Test FIFO
0
0
0
compress intrValue
1
MODE
D4
D3
D2
D1 D0
PD4
PD3
PD2
PD1 PD0
Select
nFault
1
1
1
ackIntEn SelectIn
nInit
autofd strobe
1
0
0
0
0
1
1
1
1
1
nErrIntrEn dmaEn serviceIntr full empty
NOTE
2
1
1
2
2
2
Notes: 1. These registers are available in all modes.
2. All FIFOs use one common 16-byte FIFO.
- 101 -
Publication Release Date: May 23, 2005
Revision 1.0