TLK110 Datasheet, PDF (96/104 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer

TLK110
SLLS901A – DECEMBER 2011 – REVISED FEBRUARY 2012
9.6.22 10Mbs Internal Loopback Timing
Table 9-22. 10Mbs Internal Loopback Timing
PARAMETER
t₁
TX_EN to RX_DV Loopback
TEST CONDITIONS
10Mbs internal loopback mode
TX_CLK
www.ti.com
MIN TYP MAX UNIT
1.7
μs
TX_EN
TXD[3:0]
CRS
t₁
RX_CLK
RX_DV
RXD[3:0]
(1) Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN.
(2) Analog loopback was used. Looping the TX to RX at the analog input/output stage.
T0362-01
Figure 9-22. 10Mbs Internal Loopback Timing
9.6.23 RMII Transmit Timing
Table 9-23. RMII Transmit Timing
PARAMETER
t₁
XI Clock Period
t₂
TXD[1:0] and TX_EN data setup to X1 rising
t₃
TXD[1:0] and TX_EN data hold to X1 rising
t₄
XI Clock to PMD Output Pair Latency
TEST CONDITIONS
50 MHz Reference
Clock
MIN TYP MAX UNIT
20
1.4
ns
2.5
12
bits
XI
TXD[1:0]
TX_EN
PMD Output Pair
t₁
t₂
t₃
Valid Data
t₄
Symbol
96
Electrical Specifications
Figure 9-23. RMII Transmit Timing
Submit Documentation Feedback
Product Folder Link(s): TLK110
Copyright © 2011–2012, Texas Instruments Incorporated