|
TLK110 Datasheet, PDF (87/104 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer | |||
|
◁ |
TLK110
www.ti.com
SLLS901A â DECEMBER 2011 â REVISED FEBRUARY 2012
9.6.8 100Base-TX Transmit Timing (tR/F and Jitter)
Table 9-8. 100Base-TX Transmit Timing (tR/F and Jitter)
PARAMETER
t1
100Mbs PMD Output Pair tR and tF (1)
100Mbs tR and tF Mismatch(2)
t2
100Mbs PMD Output Pair Transmit Jitter
TEST CONDITIONS
MIN TYP
3
4
(1) Rise and fall times taken at 10% and 90% of the +1 or -1 amplitude.
(2) Normal Mismatch is the difference between the maximum and minimum of all rise and fall times.
MAX
5
500
1.4
UNIT
ns
ps
ns
t1
+1 rise
90%
PMD Output Pair
10%
10%
+1 fall
t1
90%
â1 fall
t1
â1 rise
t1
t2
PMD Output Pair
Eye Pattern
t2
Figure 9-8. 100Base-TX Transmit Timing (tR/F and Jitter)
T0345-01
Copyright © 2011â2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK110
Electrical Specifications
87
|
▷ |