TLK110 Datasheet, PDF (48/104 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer

TLK110
SLLS901A – DECEMBER 2011 – REVISED FEBRUARY 2012
www.ti.com
8.1 Register Definition
In the register definitions under the ‘Default’ heading, the following definitions hold true:
• COR = Clear on Read
• Jumper = Default value is loaded from strapping pin after reset
• LH = Latched High and held until read, based upon the occurrence of the corresponding event
• LL = Latched Low and held until read, based upon the occurrence of the corresponding event
• RO = Read Only access
• RO/COR = Read Only, Clear on Read
• RO/P = Read Only, Permanently set to a default value
• RW = Read Write access
• RW/SC = Read Write Access/Self Clearing bit
• SC = Register sets on event occurrence and Self-Clears when event ends
• SRW = Software Strap Mode RW - Bit is accessible only at Software strap mode, value of bit is latched
after applying Config Done
• SWS = Software Strap bit – Bit is always accessible. Written when accessed at soft strap mode; value
is latched after applying Config Done, Otherwise, bit content is latched immediately
8.1.1 Basic Mode Control Register (BMCR)
Table 8-4. Basic Mode Control Register (BMCR), address 0x0000
BIT
BIT NAME
15 Reset
DEFAULT
0, RW/SC
DESCRIPTION
PHY Software Reset:
1 = Initiate software Reset / Reset in Process.
0 = Normal operation.
14 MII Loopback
13 Speed Selection
12 Auto-Negotiation
Enable
11 IEEE Power
Down
10 Isolate
0, RW
Jumper, RW
Jumper, RW
0, RW
Writing a 1 to this bit resets the PHY . When the reset operation is done, this bit is cleared to
0 automatically. The configuration is relatched.
MII Loopback:
1 = MII Loopback enabled.
0 = Normal operation.
When MII loopback mode is activated, the transmitter data presented on MII TXD is looped
back to MII RXD internally
Speed Select:
When auto-negotiation is disabled writing to this bit allows the port speed to be selected.
1 = 100Mbs
0 = 10Mbs
Auto-Negotiation Enable:
Configuration pin (jumper) controls initial value at reset.
1 = Auto-Negotiation Enabled – bits 8 and 13 of this register are ignored when this bit is
set.
0 = Auto-Negotiation Disabled – bits 8 and 13 determine the port speed and duplex
mode.
Power Down:
0, RW
1 = Enables IEEE power down mode
0 = Normal operation
Setting this bit powers down the PHY. Only minimal register functionality is enabled during
the power down condition. To control the power down mechanism, this bit is ORed with the
input from the PWR_DWN/INT pin. When the active low PWR_DWN/INT is asserted, this bit
is set.
Isolate:
48
Register Block
Submit Documentation Feedback
Product Folder Link(s): TLK110
Copyright © 2011–2012, Texas Instruments Incorporated