TLK110 Datasheet, PDF (59/104 Pages) Texas Instruments – Industrial Temp, Single Port 10/100Mbs Ethernet Physical Layer

TLK110
www.ti.com
SLLS901A – DECEMBER 2011 – REVISED FEBRUARY 2012
Table 8-13. SW Strap Control register 1 (SWSCR1), address 0x0009 (continued)
BIT BIT NAME
3:2 Fast AN Sel
1 Fast RXDV
Detection
DEFAULT
0, SWS, RW
0, SWS, RW
DESCRIPTION
Fast Auto-Negotiation Select bits:
Fast AN
Select
Break
Link
Timer
Link Fail
Inhibit
Timer
Auto-Neg Wait Timer
<00>
80
50
35
<01>
120
75
50
<10>
240
150
100
<11>
NA
NA
NA
Adjusting these bits reduces the time it takes to Auto-negotiate between two PHYs. In
Fast AN mode, both PHYs should be configured to the same configuration. These 2 bits
define the duration for each state of the Auto Negotiation process according to the table
above. The new duration time must be enabled by setting “Fast AN En” - bit 4 of this
register. Note: Using this mode in cases where both link partners are not configured to
the same Fast Auto-negotiation configuration might produce scenarios with unexpected
behavior.
Fast RXDV Detection:
1 = Enable assertion high of RXDV on receive packet due to detection of /J/ symbol
only. If a consecutive /K/ does not appear, RXERR is generated.
0 = Disable Fast RXDV detection. The PHY operates in normal mode - RXDV
assertion after detection of /J/K/.
0 INT OE
Jumper, SRW
CodINTN Enableve:
1 = PWR_DWN/INTN Pin is an open-drain Interrupt Output.
0 = PWR_DWN/INTN Pin is active-low Power Down input.
The value of this register bit is latched at RESET to bit 0 of MICR register (0x0011) and
defines its value.
Copyright © 2011–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TLK110
Register Block
59