English
Language : 

LM3S3749 Datasheet, PDF (811/898 Pages) Texas Instruments – Stellaris® LM3S3749 Microcontroller
Stellaris® LM3S3749 Microcontroller
Table 21-1. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
PA7
I/O
TTL
GPIO port A bit 7.
35
CCP3
I/O
TTL
Capture/Compare/PWM 3.
PG7
I/O
TTL
GPIO port G bit 7.
36
PWM7
O
TTL
PWM 7. This signal is controlled by PWM Generator 3.
PG6
I/O
TTL
GPIO port G bit 6.
37
PWM6
O
TTL
PWM 6. This signal is controlled by PWM Generator 3.
38
VDD25
-
Power Positive supply for most of the logic function, including the
processor core and most peripherals.
39
GND
-
Power Ground reference for logic and I/O pins.
PG5
I/O
TTL
GPIO port G bit 5.
40
IDX0
I
TTL
QEI module 0 index.
PG4
I/O
TTL
GPIO port G bit 4.
41
Fault1
I
TTL
PWM Fault 1.
PF7
I/O
TTL
GPIO port F bit 7.
42
CCP4
I/O
TTL
Capture/Compare/PWM 4.
PF6
I/O
TTL
GPIO port F bit 6.
43
PhA0
I
TTL
QEI module 0 phase A.
44
VDD
-
Power Positive supply for I/O and some logic.
45
GND
-
Power Ground reference for logic and I/O pins.
PF5
I/O
TTL
GPIO port F bit 5.
46
CCP2
I/O
TTL
Capture/Compare/PWM 2.
PF0
I/O
TTL
GPIO port F bit 0.
47
PWM0
O
TTL
PWM 0. This signal is controlled by PWM Generator 0.
48
OSC0
I
Analog Main oscillator crystal input or an external clock reference input.
49
OSC1
O
Analog Main oscillator crystal output. Leave unconnected when using a
single-ended clock source.
50
WAKE
I
TTL
An external input that brings the processor out of Hibernate mode
when asserted.
51
HIB
O
OD
An output that indicates the processor is in Hibernate mode.
XOSC0
52
I
Analog Hibernation module oscillator crystal input or an external clock
reference input. Note that this is either a crystal or a 32.768-kHz
oscillator for the Hibernation module RTC.
53
XOSC1
O
Analog Hibernation module oscillator crystal output. Leave unconnected
when using a single-ended clock source.
54
GND
-
Power Ground reference for logic and I/O pins.
VBAT
55
-
Power Power source for the Hibernation module. It is normally connected
to the positive terminal of a battery and serves as the battery
backup/Hibernation module power-source supply.
56
VDD
-
Power Positive supply for I/O and some logic.
57
GND
-
Power Ground reference for logic and I/O pins.
PF4
I/O
TTL
GPIO port F bit 4.
58
C0o
O
TTL
Analog comparator 0 output.
PF3
I/O
TTL
GPIO port F bit 3.
59
PWM5
O
TTL
PWM 5. This signal is controlled by PWM Generator 2.
November 17, 2011
811
Texas Instruments-Production Data