LM3S3749 Datasheet, PDF (21/898 Pages) Texas Instruments – Stellaris® LM3S3749 Microcontroller

Stellaris® LM3S3749 Microcontroller
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
GPIO Pull-Down Select (GPIOPDR), offset 0x514 ........................................................... 392
GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ................................................ 393
GPIO Digital Enable (GPIODEN), offset 0x51C ................................................................ 394
GPIO Lock (GPIOLOCK), offset 0x520 ............................................................................ 396
GPIO Commit (GPIOCR), offset 0x524 ............................................................................ 397
GPIO Analog Mode Select (GPIOAMSEL), offset 0x528 ................................................... 399
GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 ....................................... 401
GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 ....................................... 402
GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 ....................................... 403
GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC ...................................... 404
GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 ....................................... 405
GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 ....................................... 406
GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 ....................................... 407
GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC ...................................... 408
GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 .......................................... 409
GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 .......................................... 410
GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 .......................................... 411
GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC ......................................... 412
General-Purpose Timers ............................................................................................................. 413
Register 1: GPTM Configuration (GPTMCFG), offset 0x000 .............................................................. 425
Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004 ............................................................ 426
Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008 ............................................................ 428
Register 4: GPTM Control (GPTMCTL), offset 0x00C ........................................................................ 430
Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018 .............................................................. 433
Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C ..................................................... 435
Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................ 436
Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024 .............................................................. 437
Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 ................................................. 439
Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C ................................................ 440
Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ................................................... 441
Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 .................................................. 442
Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038 ........................................................ 443
Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C ....................................................... 444
Register 15: GPTM TimerA (GPTMTAR), offset 0x048 ........................................................................ 445
Register 16: GPTM TimerB (GPTMTBR), offset 0x04C ....................................................................... 446
Watchdog Timer ........................................................................................................................... 447
Register 1: Watchdog Load (WDTLOAD), offset 0x000 ...................................................................... 451
Register 2: Watchdog Value (WDTVALUE), offset 0x004 ................................................................... 452
Register 3: Watchdog Control (WDTCTL), offset 0x008 ..................................................................... 453
Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... 454
Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. 455
Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. 456
Register 7: Watchdog Test (WDTTEST), offset 0x418 ....................................................................... 457
Register 8: Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... 458
Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. 459
Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. 460
Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. 461
Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ 462
November 17, 2011
21
Texas Instruments-Production Data