LM3S5737 Datasheet, PDF (8/833 Pages) Texas Instruments – Stellaris® LM3S5737 Microcontroller

Table of Contents
15.6 Register Descriptions (I²C Master) ............................................................................... 591
15.7 Register Descriptions (I²C Slave) ................................................................................. 604
16 Controller Area Network (CAN) Module ............................................................. 613
16.1 Block Diagram ............................................................................................................ 614
16.2 Signal Description ....................................................................................................... 614
16.3 Functional Description ................................................................................................. 615
16.3.1 Initialization ................................................................................................................. 616
16.3.2 Operation ................................................................................................................... 616
16.3.3 Transmitting Message Objects ..................................................................................... 617
16.3.4 Configuring a Transmit Message Object ........................................................................ 617
16.3.5 Updating a Transmit Message Object ........................................................................... 619
16.3.6 Accepting Received Message Objects .......................................................................... 619
16.3.7 Receiving a Data Frame .............................................................................................. 619
16.3.8 Receiving a Remote Frame .......................................................................................... 620
16.3.9 Receive/Transmit Priority ............................................................................................. 620
16.3.10 Configuring a Receive Message Object ........................................................................ 620
16.3.11 Handling of Received Message Objects ........................................................................ 621
16.3.12 Handling of Interrupts .................................................................................................. 624
16.3.13 Test Mode ................................................................................................................... 624
16.3.14 Bit Timing Configuration Error Considerations ............................................................... 626
16.3.15 Bit Time and Bit Rate ................................................................................................... 626
16.3.16 Calculating the Bit Timing Parameters .......................................................................... 628
16.4 Register Map .............................................................................................................. 631
16.5 CAN Register Descriptions .......................................................................................... 633
17 Universal Serial Bus (USB) Controller ............................................................... 659
17.1 Block Diagram ............................................................................................................ 660
17.2 Signal Description ....................................................................................................... 660
17.3 Functional Description ................................................................................................. 660
17.3.1 Operation as a Device ................................................................................................. 661
17.3.2 Operation as a Host .................................................................................................... 666
17.3.3 DMA Operation ........................................................................................................... 670
17.4 Initialization and Configuration ..................................................................................... 671
17.4.1 Pin Configuration ......................................................................................................... 671
17.4.2 Endpoint Configuration ................................................................................................ 671
17.5 Register Map .............................................................................................................. 672
17.6 Register Descriptions .................................................................................................. 675
18 Pin Diagram .......................................................................................................... 753
19 Signal Tables ........................................................................................................ 754
19.1 Connections for Unused Signals ................................................................................... 766
20 Operating Characteristics ................................................................................... 767
21 Electrical Characteristics .................................................................................... 768
21.1 DC Characteristics ...................................................................................................... 768
21.1.1 Maximum Ratings ....................................................................................................... 768
21.1.2 Recommended DC Operating Conditions ...................................................................... 768
21.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics ................................................ 769
21.1.4 GPIO Module Characteristics ....................................................................................... 769
21.1.5 Power Specifications ................................................................................................... 769
8
November 17, 2011
Texas Instruments-Production Data