SM320C6201_15 Datasheet, PDF (66/76 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSORS

SM320C6201, SMJ320C6201B
DIGITAL SIGNAL PROCESSORS
SGUS028A -- NOVEMBER 1998 -- REVISED JANUARY 1999
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^†‡ (see Figure 37)
(’C6201)
’C6201-150
NO.
MASTER
SLAVE
UNIT
MIN MAX
MIN MAX
4
t_su(DRV-CKXL)
Setup time, DR valid before CLKX low
11
3P -- 2
ns
5
t_h(CKXL-DRV)
Hold time, DR valid after CLKX low
4.5
5 + 6P
ns
† _{The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency}
in ns. For example, when running parts at 150 MHz, use P = 6.67 ns.
‡ _{For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.}
switching characteristics for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^†‡
(see Figure 37) (’C6201)
NO.
1
t_h(CKXH-FXL)
2
t_d(FXL-CKXL)
3
t_d(CKXH-DXV)
6
t_{dis(CKXH-DXHZ)}
PARAMETER
Hold time, FSX low after CLKX high^¶
Delay time, FSX low to CLKX low^#
Delay time, CLKX high to DX valid
Disable time, DX high impedance following last data bit
from CLKX high
’C6201-150
MASTER^§
SLAVE
MIN MAX
MIN
MAX
H -- 2* H + 3*
T -- 2* T + 1*
--2*
4* 3P + 4* 5P + 17
UNIT
ns
ns
ns
--2*
4* 3P + 4* 5P + 17* ns
7
t_d(FXL-DXV)
Delay time, FSX low to DX valid
L -- 2* L + 4* 2P + 4* 4P + 17* ns
† _{The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency}
in ns. For example, when running parts at 150 MHz, use P = 6.67 ns.
‡ _{For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.}
§ _{T = CLKX period = (1 + CLKGDV) * P; if CLKSM = 1, then P = 1/CPU clock frequency}
= CLKX period = (1 + CLKGDV) * P_clks; if CLKSM = 0, then P_clks = CLKS period.
H = CLKX high pulse width = (CLKGDV/2 + 1) * T
L = CLKX low pulse width = (CLKGDV/2) * T
¶ _{FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX}
and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
*This parameter is not production tested.
# _{FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock}
(CLKX).
66
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443