SM320C6201_15 Datasheet, PDF (34/76 Pages) Texas Instruments – DIGITAL SIGNAL PROCESSORS

SM320C6201, SMJ320C6201B
DIGITAL SIGNAL PROCESSORS
SGUS028A -- NOVEMBER 1998 -- REVISED JANUARY 1999
ASYNCHRONOUS MEMORY TIMING
timing requirements for asynchronous memory cycles^† (see Figure 13 and Figure 14)
’C6201-150 ’C6201B-150 ’C6201B-200
NO.
UNIT
MIN MAX MIN MAX MIN MAX
6
t_{su(EDV-CKO1H)}
Setup time, read EDx valid before CLKOUT1
high
5.0
5.0
4.0
ns
7
t_h(CKO1H-EDV)
Hold time, read EDx valid after CLKOUT1 high
0
0
0.8
ns
10 t_{su(ARDY-CKO1H)}
Setup time, ARDY valid before CLKOUT1 high
5.0*
5.0
4.0
ns
11 t_{h(CKO1H-ARDY)}
Hold time, ARDY valid after CLKOUT1 high
0*
0
0.8
ns
† _{To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold}
time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.
*This parameter is not production tested.
switching characteristics for asynchronous memory cycles^‡ (see Figure 13 and Figure 14)
NO.
PARAMETER
1
t_d(CKO1H-CEV)
Delay time, CLKOUT1 high to CEx valid
2
t_d(CKO1H-BEV)
Delay time, CLKOUT1 high to BEx valid
3
t_{d(CKO1H-BEIV)}
Delay time, CLKOUT1 high to BEx invalid
4
t_d(CKO1H-EAV)
Delay time, CLKOUT1 high to EAx valid
5
t_{d(CKO1H-EAIV)}
Delay time, CLKOUT1 high to EAx invalid
8
t_{d(CKO1H-AOEV)}
Delay time, CLKOUT1 high to AOE valid
9
t_{d(CKO1H-AREV)}
Delay time, CLKOUT1 high to ARE valid
12 t_d(CKO1H-EDV)
Delay time, CLKOUT1 high to EDx valid
13 t_{d(CKO1H-EDIV)}
Delay time, CLKOUT1 high to EDx invalid
14 t_{d(CKO1H-AWEV)}
Delay time, CLKOUT1 high to AWE valid
‡ _{The minimum delay is also the minimum output hold after CLKOUT1 high.}
*This parameter is not production tested.
’C6201-150
MIN MAX
--1.0 5.0
--1.0 5.0
--1.0* 5.0*
--1.0 5.0
--1.0* 5.0*
--1.0 5.0
--1.0 5.0
5.0
--1.0*
--1.0 5.0
’C6201B-150
MIN MAX
--1.0 5.0
--1.0 5.0
--1.0 5.0
--1.0 5.0
--1.0 5.0
--1.0 5.0
--1.0 5.0
5.0
--1.0
--1.0 5.0
’C6201B-200
MIN MAX
--0.2 4.0
--0.2 4.0
--0.2 4.0
--0.2 4.0
--0.2 4.0
--0.2 4.0
--0.2 4.0
4.0
--0.2
--0.2 4.0
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
34
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443