English
Language : 

LM3S6611 Datasheet, PDF (567/647 Pages) List of Unclassifed Manufacturers – Microcontroller
Stellaris® LM3S6611 Microcontroller
Table 17-1. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
PB0
I/O
TTL
GPIO port B bit 0.
66
CCP0
I/O
TTL
Capture/Compare/PWM 0.
PB1
I/O
TTL
GPIO port B bit 1.
67
CCP2
I/O
TTL
Capture/Compare/PWM 2.
68
VDD
-
Power Positive supply for I/O and some logic.
69
GND
-
Power Ground reference for logic and I/O pins.
PB2
I/O
TTL
GPIO port B bit 2.
70
I2C0SCL
I/O
OD
I2C module 0 clock.
PB3
I/O
TTL
GPIO port B bit 3.
71
I2C0SDA
I/O
OD
I2C module 0 data.
PE0
I/O
TTL
GPIO port E bit 0.
72
SSI1Clk
I/O
TTL
SSI module 1 clock.
PE1
I/O
TTL
GPIO port E bit 1.
73
SSI1Fss
I/O
TTL
SSI module 1 frame signal.
PE2
I/O
TTL
GPIO port E bit 2.
74
SSI1Rx
I
TTL
SSI module 1 receive.
PE3
I/O
TTL
GPIO port E bit 3.
75
SSI1Tx
O
TTL
SSI module 1 transmit.
76
CMOD1
I
TTL
CPU Mode bit 1. Input must be set to logic 0 (grounded); other
encodings reserved.
PC3
I/O
TTL
GPIO port C bit 3.
77
SWO
O
TTL
JTAG TDO and SWO.
TDO
O
TTL
JTAG TDO and SWO.
PC2
I/O
TTL
GPIO port C bit 2.
78
TDI
I
TTL
JTAG TDI.
PC1
I/O
TTL
GPIO port C bit 1.
79
SWDIO
I/O
TTL
JTAG TMS and SWDIO.
TMS
I/O
TTL
JTAG TMS and SWDIO.
PC0
I/O
TTL
GPIO port C bit 0.
80
SWCLK
I
TTL
JTAG/SWD CLK.
TCK
I
TTL
JTAG/SWD CLK.
81
VDD
-
Power Positive supply for I/O and some logic.
82
GND
-
Power Ground reference for logic and I/O pins.
83
VCCPHY
-
Power VCC of the Ethernet PHY.
84
VCCPHY
-
Power VCC of the Ethernet PHY.
85
GNDPHY
-
Power GND of the Ethernet PHY.
86
GNDPHY
-
Power GND of the Ethernet PHY.
87
GND
-
Power Ground reference for logic and I/O pins.
88
VDD25
-
Power Positive supply for most of the logic function, including the
processor core and most peripherals.
PB7
I/O
TTL
GPIO port B bit 7.
89
TRST
I
TTL
JTAG TRST.
July 16, 2014
567
Texas Instruments-Production Data