DS125RT410_15 Datasheet, PDF (30/58 Pages) Texas Instruments – Low-Power Multi-Rate Quad Channel Retimer

DS125RT410
SNLS459A – APRIL 2013 – REVISED OCTOBER 2015
www.ti.com
Finally, some data signals with large jitter spurs in their frequency spectra can cause the DS125RT410 to false
lock. This occurs when the data pattern exhibits strong discrete frequency components in its frequency spectrum,
or when the data pattern has a lot of periodic jitter imposed on it. If you look at such a signal in the frequency
domain using a spectrum analyzer, it will clearly show “spurs” close in to the fundamental data rate frequency.
These spurs can cause the DS125RT410 to false lock.
Using the 25-MHz reference clock, the DS125RT410 can detect when it is locked to a jitter spur. When this
happens, the DS125RT410 will re-initiate the adaptation and lock sequence until it locks to the correct data rate.
This provides immunity to false lock conditions.
7.5.21 Overriding the CTLE Settings Used for CTLE Adaptation
Register 0x2c, bits 3:0, Register 0x2f, bit 3, Register 0x39, bits 4:0, and Registers 0x50-0x5f
The CTLE adaptation algorithm operates by setting the CTLE boost stage controls to a set of pre-determined
boost settings, each of which provides progressively more high-frequency boost. At each stage in the adaptation
process, the DS125RT410 attempts to phase lock to the equalized signal. If the phase lock succeeds, the
DS125RT410 measures the horizontal and vertical eye openings using the internal eye monitor circuit. The
DS125RT410 computes a figure of merit for the eye opening and compares it to the previous best value of the
figure of merit. While the figure of merit continues to improve, the DS125RT410 continues to try additional values
of the CTLE boost setting until the figure of merit ceases to improve and begins to degrade. When the figure of
merit starts to degrade, the DS125RT410 still continues to try additional CTLE settings for a pre-determined trial
count called the “look-beyond” count, and if no improvement in the figure of merit results, it resets the CTLE
boost values to those that produced the best figure of merit. The resulting CTLE boost values are then stored in
register 0x03. The “look-beyond” count is configured by the value in register 0x2c, bits 3:0. The value is 0x2 by
default.
The set of boost values used as candidate values during CTLE adaptation are stored as bit fields in registers
0x40-0x5f. The default values for these settings are listed in Table 10. These values may be overridden by
setting the corresponding register values over the SMBus. If these values are overridden, then the next time the
CTLE adaptation is performed the set of CTLE boost values stored in these registers will be used for the
adaptation. Resetting the channel registers by setting bit 2 of channel register 0x00 will reset the CTLE boost
settings to their defaults. So will power-cycling the DS125RT410.
Register (Hex)
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
4E
4F
50
51
52
53
Bits 7:6 (CTLE
Stage 0)
0
0
0
0
1
0
0
2
0
0
0
1
1
3
1
2
2
2
2
1
Table 10. CTLE Settings for Adaptation
Bits 5:4 (CTLE
Stage 1)
0
0
0
1
0
0
0
0
0
0
3
0
1
0
2
1
0
0
2
0
Bits 3:2 (CTLE
Stage 2)
0
0
1
0
0
2
0
0
0
3
0
0
0
0
0
0
2
0
0
1
Bits 1:0 (CTLE
Stage 3)
0
1
0
0
0
0
2
0
3
0
0
1
0
0
0
0
0
2
0
2
CTLE Boost
String
0000
0001
0010
0100
1000
0020
0002
2000
0003
0030
0300
1001
1100
3000
1200
2100
2020
2002
2200
1012
CTLE Adaptation
Index
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
30
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DS125RT410