LM3S5C36 Datasheet, PDF (28/1068 Pages) Texas Instruments – Stellaris® LM3S5C36 Microcontroller

Table of Contents
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
Register 70:
Register 71:
Register 72:
Register 73:
Register 74:
Register 75:
Register 76:
Register 77:
Register 78:
Register 79:
Register 80:
Register 81:
Register 82:
Register 83:
Register 84:
Register 85:
Register 86:
Register 87:
Register 88:
Register 89:
Register 90:
USB Maximum Transmit Data Endpoint 9 (USBTXMAXP9), offset 0x190 .......................... 837
USB Maximum Transmit Data Endpoint 10 (USBTXMAXP10), offset 0x1A0 ...................... 837
USB Maximum Transmit Data Endpoint 11 (USBTXMAXP11), offset 0x1B0 ....................... 837
USB Maximum Transmit Data Endpoint 12 (USBTXMAXP12), offset 0x1C0 ...................... 837
USB Maximum Transmit Data Endpoint 13 (USBTXMAXP13), offset 0x1D0 ...................... 837
USB Maximum Transmit Data Endpoint 14 (USBTXMAXP14), offset 0x1E0 ...................... 837
USB Maximum Transmit Data Endpoint 15 (USBTXMAXP15), offset 0x1F0 ...................... 837
USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102 ................................. 839
USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103 ............................... 841
USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108 ................................... 842
USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112 ............... 843
USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122 ............... 843
USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132 ............... 843
USB Transmit Control and Status Endpoint 4 Low (USBTXCSRL4), offset 0x142 ............... 843
USB Transmit Control and Status Endpoint 5 Low (USBTXCSRL5), offset 0x152 ............... 843
USB Transmit Control and Status Endpoint 6 Low (USBTXCSRL6), offset 0x162 ............... 843
USB Transmit Control and Status Endpoint 7 Low (USBTXCSRL7), offset 0x172 ............... 843
USB Transmit Control and Status Endpoint 8 Low (USBTXCSRL8), offset 0x182 ............... 843
USB Transmit Control and Status Endpoint 9 Low (USBTXCSRL9), offset 0x192 ............... 843
USB Transmit Control and Status Endpoint 10 Low (USBTXCSRL10), offset 0x1A2 ........... 843
USB Transmit Control and Status Endpoint 11 Low (USBTXCSRL11), offset 0x1B2 ........... 843
USB Transmit Control and Status Endpoint 12 Low (USBTXCSRL12), offset 0x1C2 .......... 843
USB Transmit Control and Status Endpoint 13 Low (USBTXCSRL13), offset 0x1D2 .......... 843
USB Transmit Control and Status Endpoint 14 Low (USBTXCSRL14), offset 0x1E2 ........... 843
USB Transmit Control and Status Endpoint 15 Low (USBTXCSRL15), offset 0x1F2 ........... 843
USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113 .............. 846
USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123 ............. 846
USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133 ............. 846
USB Transmit Control and Status Endpoint 4 High (USBTXCSRH4), offset 0x143 ............. 846
USB Transmit Control and Status Endpoint 5 High (USBTXCSRH5), offset 0x153 ............. 846
USB Transmit Control and Status Endpoint 6 High (USBTXCSRH6), offset 0x163 ............. 846
USB Transmit Control and Status Endpoint 7 High (USBTXCSRH7), offset 0x173 ............. 846
USB Transmit Control and Status Endpoint 8 High (USBTXCSRH8), offset 0x183 ............. 846
USB Transmit Control and Status Endpoint 9 High (USBTXCSRH9), offset 0x193 ............. 846
USB Transmit Control and Status Endpoint 10 High (USBTXCSRH10), offset 0x1A3 ......... 846
USB Transmit Control and Status Endpoint 11 High (USBTXCSRH11), offset 0x1B3 .......... 846
USB Transmit Control and Status Endpoint 12 High (USBTXCSRH12), offset 0x1C3 ......... 846
USB Transmit Control and Status Endpoint 13 High (USBTXCSRH13), offset 0x1D3 ......... 846
USB Transmit Control and Status Endpoint 14 High (USBTXCSRH14), offset 0x1E3 ......... 846
USB Transmit Control and Status Endpoint 15 High (USBTXCSRH15), offset 0x1F3 ......... 846
USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114 ........................... 849
USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124 ........................... 849
USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134 ........................... 849
USB Maximum Receive Data Endpoint 4 (USBRXMAXP4), offset 0x144 ........................... 849
USB Maximum Receive Data Endpoint 5 (USBRXMAXP5), offset 0x154 ........................... 849
USB Maximum Receive Data Endpoint 6 (USBRXMAXP6), offset 0x164 ........................... 849
USB Maximum Receive Data Endpoint 7 (USBRXMAXP7), offset 0x174 ........................... 849
USB Maximum Receive Data Endpoint 8 (USBRXMAXP8), offset 0x184 ........................... 849
28
January 23, 2012
Texas Instruments-Production Data