English
Language : 

LMK00306_16 Datasheet, PDF (13/39 Pages) Texas Instruments – 3-GHz 6-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator
www.ti.com
LMK00306
SNAS578D – FEBRUARY 2012 – REVISED MARCH 2016
Electrical Characteristics (continued)
Unless otherwise specified: Vcc = 3.3 V ± 5%, Vcco = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ TA ≤ 85 °C, CLKin driven
differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, TA
= 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. (1)(2)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
PROPAGATION DELAY and OUTPUT SKEW
tPD_PECL
tPD_LVDS
Propagation Delay
CLKin-to-LVPECL (7)
Propagation Delay
CLKin-to-LVDS (7)
RT = 160 Ω to GND, RL = 100 Ω differential,
CL ≤ 5 pF
RL = 100 Ω differential, CL ≤ 5 pF
180
360
540 ps
200
400
600 ps
tPD_HCSL
Propagation Delay
CLKin-to-HCSL (7) (16)
RT = 50 Ω to GND, CL ≤ 5 pF
295
590
885 ps
tPD_CMOS
Propagation Delay
CLKin-to-LVCMOS (7) (16)
CL ≤ 5 pF
Vcco = 3.3 V
Vcco = 2.5 V
900
1000
1475
1550
2300
ps
2700
tSK(O)
tSK(PP)
Output Skew
LVPECL/LVDS/HCSL
(5) (16) (18)
Part-to-Part Output
Skew
LVPECL/LVDS/HCSL
(7) (16) (18)
Skew specified between any two CLKouts with the
same buffer type. Load conditions per output type
are the same as propagation delay specifications.
30
50 ps
80
120 ps
(18) Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while
operating at the same supply voltage and temperature conditions.
Copyright © 2012–2016, Texas Instruments Incorporated
Product Folder Links: LMK00306
Submit Documentation Feedback
13