CC2510F16 Datasheet, PDF (117/244 Pages) Texas Instruments – Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller

CC2510Fx / CC2511Fx
T1CNTH (0xE3) - Timer 1 Counter High
Bit Field Name Reset R/W
7:0 CNT[15:8] 0x00 R
Description
Timer count high order byte. Contains the high byte of the 16-bit timer counter
buffered at the time T1CNTL is read.
T1CNTL (0xE2) - Timer 1 Counter Low
Bit Field Name Reset R/W
7:0 CNT[7:0]
0x00 R/W
Description
Timer count low order byte. Contains the low byte of the 16-bit timer counter.
Writing anything to this register results in the counter being cleared to 0x0000.
T1CTL (0xE4) - Timer 1 Control and Status
Bit Field Name Reset R/W Description
7
CH2IF
0
R/W0 Timer 1 channel 2 interrupt flag
0 No interrupt pending
1 Interrupt pending
6
CH1IF
0
R/W0 Timer 1 channel 1 interrupt flag
0 No interrupt pending
1 Interrupt pending
5
CH0IF
0
R/W0 Timer 1 channel 0 interrupt flag
0 No interrupt pending
1 Interrupt pending
4
OVFIF
0
R/W0 Timer 1 counter overflow interrupt flag. Set when the counter reaches the
terminal count value in free-running or modulo mode or when counter turns
around on zero in up/down mode
0 No interrupt pending
1 Interrupt pending
3:2 DIV[1:0]
00
R/W Prescaler divider value. Generates the active clock edge used to update the
counter as follows:
00 Tick frequency/1
01 Tick frequency/8
10 Tick frequency/32
11 Tick frequency/128
Note: The prescaler counter is not reset when writing these bits, hence one
prescaler period may be needed before updated data is used.
1:0 MODE[1:0] 00
R/W Timer 1 mode select. The timer operating mode is selected as follows:
00 Operation is suspended
01 Free-running, repeatedly count from 0x0000 to 0xFFFF
10 Modulo, repeatedly count from 0x0000 to T1CC0
11 Up/down, repeatedly count from 0x0000 to T1CC0 and from T1CC0 down
to 0x0000
SWRS055F
Page 117 of 241