LM3S6G11 Datasheet, PDF (10/827 Pages) Texas Instruments – Stellaris® LM3S6G11 Microcontroller

Table of Contents
OBSOLETE: TI has discontinued production of this device.
List of Figures
Figure 1-1.
Figure 2-1.
Figure 2-2.
Figure 2-3.
Figure 2-4.
Figure 2-5.
Figure 2-6.
Figure 2-7.
Figure 3-1.
Figure 4-1.
Figure 4-2.
Figure 4-3.
Figure 4-4.
Figure 4-5.
Figure 5-1.
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 5-5.
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 7-1.
Figure 8-1.
Figure 8-2.
Figure 8-3.
Figure 8-4.
Figure 8-5.
Figure 8-6.
Figure 9-1.
Figure 9-2.
Figure 9-3.
Figure 9-4.
Figure 10-1.
Figure 10-2.
Figure 10-3.
Figure 10-4.
Figure 10-5.
Figure 11-1.
Figure 12-1.
Figure 12-2.
Figure 12-3.
Figure 12-4.
Figure 12-5.
Figure 13-1.
Stellaris LM3S6G11 Microcontroller High-Level Block Diagram ............................... 32
CPU Block Diagram ............................................................................................. 50
TPIU Block Diagram ............................................................................................ 51
Cortex-M3 Register Set ........................................................................................ 53
Bit-Band Mapping ................................................................................................ 73
Data Storage ....................................................................................................... 74
Vector Table ........................................................................................................ 80
Exception Stack Frame ........................................................................................ 82
SRD Use Example ............................................................................................... 96
JTAG Module Block Diagram .............................................................................. 157
Test Access Port State Machine ......................................................................... 160
IDCODE Register Format ................................................................................... 166
BYPASS Register Format ................................................................................... 166
Boundary Scan Register Format ......................................................................... 167
Basic RST Configuration .................................................................................... 171
External Circuitry to Extend Power-On Reset ....................................................... 172
Reset Circuit Controlled by Switch ...................................................................... 172
Power Architecture ............................................................................................ 175
Main Clock Tree ................................................................................................ 178
Hibernation Module Block Diagram ..................................................................... 260
Using a Crystal as the Hibernation Clock Source ................................................. 263
Using a Dedicated Oscillator as the Hibernation Clock Source with VDD3ON
Mode ................................................................................................................ 263
Internal Memory Block Diagram .......................................................................... 286
μDMA Block Diagram ......................................................................................... 332
Example of Ping-Pong μDMA Transaction ........................................................... 338
Memory Scatter-Gather, Setup and Configuration ................................................ 340
Memory Scatter-Gather, μDMA Copy Sequence .................................................. 341
Peripheral Scatter-Gather, Setup and Configuration ............................................. 343
Peripheral Scatter-Gather, μDMA Copy Sequence ............................................... 344
Digital I/O Pads ................................................................................................. 395
Analog/Digital I/O Pads ...................................................................................... 396
GPIODATA Write Example ................................................................................. 397
GPIODATA Read Example ................................................................................. 397
GPTM Module Block Diagram ............................................................................ 444
Timer Daisy Chain ............................................................................................. 449
Input Edge-Count Mode Example ....................................................................... 451
16-Bit Input Edge-Time Mode Example ............................................................... 453
16-Bit PWM Mode Example ................................................................................ 454
WDT Module Block Diagram .............................................................................. 491
UART Module Block Diagram ............................................................................. 516
UART Character Frame ..................................................................................... 518
IrDA Data Modulation ......................................................................................... 520
LIN Message ..................................................................................................... 523
LIN Synchronization Field ................................................................................... 524
SSI Module Block Diagram ................................................................................. 579
10
July 24, 2012
Texas Instruments-Production Data