SI5338 Datasheet, PDF(164/170 Page) Silicon Laboratories – I2C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5338 Datasheet, PDF (164/170 Pages) Silicon Laboratories – I2C-PROGRAMMABLE ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR

◁

Si5338

8. Device Pinout by Part Number

The Si5338 is orderable in three different speed grades: Si5338A/D/G/K/N have a maximum output clock

frequency limit of 710 MHz. Si5338B/E/H/L/P have a maximum output clock frequency of 350 MHz. Si5338C/F/J/

M/Q have a maximum output clock frequency of 200 MHz.

Devices are also orderable according to the pin control functions available on Pins 3 and 4:

ï® CLKINâsingle-ended clock input

ï® I2C_LSBâdetermines the LSB bit of the 7-bit I2C address

ï® FINCâfrequency increment pin

ï® FDECâfrequency decrement pin

ï® PINCâphase increment pin

ï® PDECâphase decrement pin

ï® FDBKâsingle-ended feedback input

ï® OEBâoutput enable

Table 18. Pin Function by Part Number

Pin # Si5338A: 710 MHz Si5338D: 710 MHz Si5338G: 710 MHz Si5338K: 710 MHz Si5338N: 710 MHz

Si5338B: 350 MHz Si5338E: 350 MHz Si5338H: 350 MHz Si5338L: 350 MHz Si5338P: 350 MHz

Si5338C: 200 MHz Si5338F: 200 MHz Si5338J: 200 MHz Si5338M: 200 MHz Si5338Q: 200 MHz

CLKIN1

CLKINB1

CLKIN2

PINC

FINC

OEB

CLKIN2

I2C_LSB

PDEC

FDEC

I2C_LSB

FDBK3

FDBK4

FDBKB4

VDD

INTR

CLK3B

CLK3A

VDDO3

SCL

CLK2B

CLK2A

VDDO2

VDDO1

Notes:

1. CLKIN/CLKINB on pins 1 and 2 are differential clock inputs or XTAL inputs.

2. CLKIN on pin 3 is a single-ended clock input.

3. FDBK on pin 4 is a single-ended feedback input.

4. FDBK/FDBKB on pins 5 and 6 are differential feedback inputs.

164

Rev. 0.6

▷