English
Language : 

UPD70F3786GJ-GAE-AX Datasheet, PDF (934/1817 Pages) Renesas Technology Corp – RENESAS MCU V850ES/Jx3-E Microcontrollers
V850ES/JH3-E, V850ES/JJ3-E
(2) Operation timing
CHAPTER 19 CLOCKED SERIAL INTERFACE F (CSIF)
CFnTSF bit
INTCFnR signal
CFnSCE bit
SCKFn pin
SIFn pin
SIFn pin capture
timing
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
(1) (3) (4) (5)
(2)
(6) (7) (8) (9)
(10)
(11) (13)
(1) Write 07H to the CFnCTL1 register, and select communication type 1, communication clock (fCCLK) =
external clock (SCKFn), and slave mode.
(2) Write 00H to the CFnCTL2 register, and set the transfer data length to 8 bits.
(3) Write A3H to the CFnCTL0 register, and select the reception mode, MSB first, and continuous transfer
mode at the same time as enabling the operation of the communication clock (fCCLK).
(4) The CFnSTR.CFnTSF bit is set to 1 by performing a dummy read of the CFnRX register, and the
device waits for a serial clock input.
(5) When a serial clock is input, capture the receive data of the SIFn pin in synchronization with the serial
clock.
(6) When reception is completed, the reception completion interrupt request signal (INTCFnR) is
generated, and reading of the CFnRX register is enabled.
(7) When a serial clock is input in the CFnCTL0.CFnSCE bit = 1 status, continuous reception is started.
(8) To end continuous reception with the current reception, write the CFnSCE bit = 0.
(9) Read the CFnRX register.
(10) When reception is completed, the INTCFnR signal is generated, and reading of the CFnRX register is
enabled. When CFnSCE bit = 0 is set before communication completion, clear the CFnTSF bit to 0 to
end the receive operation.
(11) Read the CFnRX register.
(12) If an overrun error occurs, write CFnSTR.CFnOVE bit = 0, and clear the error flag.
(13) To release the reception enable status, write CFnCTL0.CFnPWR bit = 0 and CFnCTL0.CFnRXE bit =
0 after checking that the CFnTSF bit = 0.
Remark n = 0 to 4 (V850ES/JH3-E)
n = 0 to 6 (V850ES/JJ3-E)
R01UH0290EJ0300 Rev.3.00
Sep 19, 2011
Page 934 of 1817