English
Language : 

RX71M_15 Datasheet, PDF (127/228 Pages) Renesas Technology Corp – Renesas MCUs
RX71M Group
4. I/O Registers
Table 4.1
List of I/O Registers (Address Order) (55 / 67)
Address
Module
Symbol Register Name
Register
Symbol
000C 4890h EPTPC SYNFP Reception Filter Register 1
0
SYRFL1R
000C 4894h EPTPC SYNFP Reception Filter Register 2
0
SYRFL2R
000C 4898h EPTPC SYNFP Transmission Enable Register
0
SYTRENR
000C 48A0h EPTPC Master Clock ID Register
0
MTCIDU
000C 48A4h EPTPC Master Clock ID Register
0
MTCIDL
000C 48A8h EPTPC Master Clock Port Number Register
0
MTPID
000C 48C0h EPTPC SYNFP Transmission Interval Setting Register
0
SYTLIR
000C 48C4h EPTPC SYNFP Received logMessageInterval Value
0
Indication Register
SYRLIR
000C 48C8h EPTPC offsetFromMaster Value Register
0
OFMRU
000C 48CCh EPTPC offsetFromMaster Value Register
0
OFMRL
000C 48D0h EPTPC meanPathDelay Value Register
0
MPDRU
000C 48D4h EPTPC meanPathDelay Value Register
0
MPDRL
000C 48E0h EPTPC grandmasterPriority Field Setting Register
0
GMPR
000C 48E4h EPTPC grandmasterClockQuality Field Setting Register
0
GMCQR
000C 48E8h EPTPC grandmasterIdentity Field Setting Registers
0
GMIDRU
000C 48ECh EPTPC grandmasterIdentity Field Setting Registers
0
GMIDRL
000C 48F0h EPTPC currentUtcOffset/timeSource Field Setting Register CUOTSR
0
000C 48F4h EPTPC stepsRemoved Field Setting Register
0
SRR
000C 4900h EPTPC PTP-primary Message Destination MAC Address
0
Setting Registers
PPMACRU
000C 4904h EPTPC PTP-primary Message Destination MAC Address
0
Setting Registers
PPMACRL
000C 4908h EPTPC PTP-pdelay Message MAC Address Setting Registers PDMACRU
0
000C 490Ch EPTPC PTP-pdelay Message MAC Address Setting Registers PDMACRL
0
000C 4910h EPTPC PTP Message EtherType Setting Register
0
PETYPER
000C 4920h EPTPC PTP-primary Message Destination IP Address Setting PPIPR
0
Register
000C 4924h EPTPC PTP-pdelay Message Destination IP Address Setting PDIPR
0
Register
000C 4928h EPTPC PTP event Message TOS Setting Register
0
PETOSR
000C 492Ch EPTPC PTP general Message TOS Setting Register
0
PGTOSR
000C 4930h EPTPC PTP-primary Message TTL Setting Register
0
PPTTLR
000C 4934h EPTPC PTP-pdelay Message TTL Setting Register
0
PDTTLR
000C 4938h EPTPC PTP event Message UDP Destination Port Number PEUDPR
0
Setting Register
000C 493Ch EPTPC PTP general Message UDP Destination Port Number PGUDPR
0
Setting Register
Number of Access Cycles
Number Access
of Bits Size ICLK PCLK ICLK  PCLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
32
32
9 to 211 PCLKA
2 to 106 ICLK
Related
Function
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
EPTPCa
R01DS0249EJ0100 Rev.1.00
Jan 15, 2015
Page 127 of 228