English
Language : 

RX71M_15 Datasheet, PDF (114/228 Pages) Renesas Technology Corp – Renesas MCUs
RX71M Group
4. I/O Registers
Table 4.1
List of I/O Registers (Address Order) (42 / 67)
Address
000A 0400h
Module
Symbol Register Name
USB
Deep Standby USB Transceiver Control/Pin
Monitoring Register
Register
Symbol
DPUSR0R
000A 0404h USB
Deep Standby USB Suspend/Resume Interrupt
Register
DPUSR1R
000A 0500h PDC PDC Control Register 0
000A 0504h PDC PDC Control Register 1
000A 0508h PDC PDC Status Register
000A 050Ch PDC PDC Pin Monitor Register
000A 0510h PDC PDC Receive Data Register
000A 0514h PDC Vertical Capture Register
000A 0518h PDC Horizontal Capture Register
000C 0000h EDMAC EDMAC Mode Register
0
000C 0008h EDMAC EDMAC Transmit Request Register
0
000C 0010h EDMAC EDMAC Receive Request Register
0
000C 0018h EDMAC Transmit Descriptor List Start Address Register
0
000C 0020h EDMAC Receive Descriptor List Start Address Register
0
000C 0028h EDMAC ETHERC/EDMAC Status Register
0
000C 0030h EDMAC ETHERC/EDMAC Status Interrupt Enable Register
0
000C 0038h EDMAC ETHERC/EDMAC Transmit/Receive Status Copy
0
Enable Register
000C 0040h EDMAC Missed-Frame Counter Register
0
000C 0048h EDMAC Transmit FIFO Threshold Register
0
000C 0050h EDMAC FIFO Depth Register
0
000C 0058h EDMAC Receive Method Control Register
0
000C 0064h EDMAC Transmit FIFO Underflow Counter
0
000C 0068h EDMAC Receive FIFO Overflow Counter
0
000C 006Ch EDMAC Independent Output Signal Setting Register
0
000C 0070h EDMAC Flow Control Start FIFO Threshold Setting Register
0
000C 0078h EDMAC Receive Data Padding Insert Register
0
000C 007Ch EDMAC Transmit Interrupt Setting Register
0
000C 00C8h EDMAC Receive Buffer Write Address Register
0
000C 00CCh EDMAC Receive Descriptor Fetch Address Register
0
000C 00D4h EDMAC Transmit Buffer Read Address Register
0
000C 00D8h EDMAC Transmit Descriptor Fetch Address Register
0
000C 0100h ETHER ETHERC Mode Register
C0
000C 0108h ETHER Receive Frame Length Register
C0
PCCR0
PCCR1
PCSR
PCMONR
PCDR
VCR
HCR
EDMR
EDTRR
EDRRR
TDLAR
RDLAR
EESR
EESIPR
TRSCER
RMFCR
TFTR
FDR
RMCR
TFUCR
RFOCR
IOSR
FCFTR
RPADIR
TRIMD
RBWAR
RDFAR
TBRAR
TDFAR
ECMR
RFLR
Number of Access Cycles
Number Access
of Bits Size ICLK PCLK ICLK  PCLK
Related
Function
32
32
9 PCLKB
or more
Frequency with 1
+ 9 × (frequency
ratio of ICLK/
PCLKB)*5
USBb
32
32
9 PCLKB
or more
Frequency with 1
+ 9 × (frequency
ratio of ICLK/
PCLKB)*5
USBb
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
2, 3 PCLKB
2 ICLK
PDC
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
4, 5 PCLKA
2, 3 ICLK
EDMACa
32
32
13, 14 PCLKA
2 to 7 ICLK ETHERC
32
32
13, 14 PCLKA
2 to 7 ICLK ETHERC
R01DS0249EJ0100 Rev.1.00
Jan 15, 2015
Page 114 of 228