English
Language : 

CLRC663 Datasheet, PDF (54/132 Pages) NXP Semiconductors – Contactless reader IC
NXP Semiconductors
CLRC663
Contactless reader IC
8.10 Command set
8.10.1 General
The behavior is determined by a state machine capable to perform a certain set of
commands. By writing the according command-code to register Command the command
is executed.
Arguments and/or data necessary to process a command, are exchanged via the FIFO
buffer.
• A data transmission of the TxEncoder can be started by a command. When started,
the communication is executed as defined in the TxFrameCon register. Therefore a
communication frame can consist of a start-symbol, a data-stream, and followed by
an end-symbol.
• Each command that needs a certain number of arguments will start processing only
when it has received the correct number of arguments via the FIFO buffer.
• The FIFO buffer is not cleared automatically at command start. Therefore, it is
recommended to write the command arguments and/or the data bytes into the FIFO
buffer and start the command afterwards.
• Each command may be interrupted by the host by writing a new command code into
register Command e.g.: the Idle-Command.
8.10.2 Command set overview
Table 43. Command set
Command
No. Parameter (bytes)
Idle
00h -
LPCD
01h -
LoadKey
02h (keybyte1),(keybyte2), (keybyte3),
(keybyte4), (keybyte5),(keybyte6);
MFAuthent
03h 60h or 61h, (block address), (card
serial number byte0),(card serial
number byte1), (card serial number
byte2),(card serial number byte3);
AckReq
04h -
Receive
Transmit
Transceive
05h -
06h -
07h -
WriteE2
08h addressL, addressH, data;
WriteE2Page 09h (page Address), data0, [data1
..data63];
ReadE2
0Ah addressL, address H, length;
Short description
no action, cancels current command execution
low-power card detection
reads a MIFARE key (size of 6 bytes) from FIFO buffer
ant puts it into Key buffer
performs the MIFARE standard authentication in
MIFARE read/write mode only
performs a query, an Ack and a Req-Rn for ISO/IEC
18000-3 mode 3/ EPC Class-1 HF
activates the receive circuit
transmits data from the FIFO buffer
transmits data from the FIFO buffer and automatically
activates the receiver after transmission finished
gets one byte from FIFO buffer and writes it to the
internal EEPROM, valid address range are the
addresses of the MIFARE Key area
gets up to 64 bytes (one EEPROM page) from the FIFO
buffer and writes it to the EEPROM, valid page address
range are the pages of the MIFARE Key Area
reads data from the EEPROM and copies it into the
FIFO buffer, valid address range are the addresses of
the MIFARE Key area
CLRC663
Product data sheet
COMPANY PUBLIC
All information provided in this document is subject to legal disclaimers.
Rev. 3.3 — 3 April 2012
171133
© NXP B.V. 2012. All rights reserved.
54 of 132