CLRC663 Datasheet, PDF (19/132 Pages) NXP Semiconductors – Contactless reader IC

NXP Semiconductors
CLRC663
Contactless reader IC
Table 14.
Pin
28
29
30
31
26
27
Connection scheme for detecting the different interface types
Pin Symbol UART
SPI
I²C
IF0
RX
MOSI
ADR1
IF1
-
SCK
SCL
IF2
TX
MISO
ADR2
IF3
1
NSS
SDA
IFSEL0
0
0
1
IFSEL1
0
1
0
8.4.2 SPI interface
8.4.2.1 General
I²C-L
ADR1
SCL
SDA
ADR2
1
1
SCK
MOSI
MISO
NSS
Fig 12. Connection to host with SPI
READER IC
IF1
IF0
IF2
IF3
001aal998
The CLRC663 acts as a slave during the SPI communication. The SPI clock SCK has to
be generated by the master. Data communication from the master to the slave uses the
Line MOSI. Line MISO is used to send data back from the CLRC663 to the master.
A serial peripheral interface (SPI compatible) is supported to enable high speed
communication to a host. The implemented SPI compatible interface is according to a
standard SPI interface. The SPI interface can handle data speed of up to 10 Mbit/s. In the
communication with a host CLRC663 acts as a slave receiving data from the external host
for register settings and to send and receive data relevant for the communication on the
RF interface.
On both data lines (MOSI, MISO) each data byte is sent by MSB first. Data on MOSI line
shall be stable on rising edge of the clock line (SCK) and is allowed to change on falling
edge. The same is valid for the MISO line. Data is provided by the CLRC663 on the falling
edge and is stable on the rising edge.The polarity of the clock is low at SPI idle.
8.4.2.2 Read data
To read out data from the CLRC663 by using the SPI compatible interface the following
byte order has to be used.
The first byte that is sent defines the mode (LSB bit) and the address.
Table 15. Byte Order for MOSI and MISO
byte 0
byte 1
byte 2
MOSI address 0 address 1 address 2
MISO X
data 0
data 1
byte 3 to n-1 byte n
……..
address n
……..
data n  1
byte n+1
00h
data n
CLRC663
Product data sheet
COMPANY PUBLIC
All information provided in this document is subject to legal disclaimers.
Rev. 3.3 — 3 April 2012
171133
© NXP B.V. 2012. All rights reserved.
19 of 132